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ABSTRACT
This thesis describes a project to create a hardware based 3D interior scanner. This was
based on a previous project that created a scanner optimised for interior conditions,
using structured light triangulation. The original project referred to as the Mark-I
scanner, performed its control and processing on a PC and the primary goal of this
project was to re-implement this system using hardware, making the scanner more
portable and simpler to use. The Mark-I system required a specialised camera which
had an unusually high noise associated with it, so a secondary goal was to investigate
whether this camera could be replaced with a superior model or this noise corrected.
A Mark-II scanner system was created using FPGA processing and control im-
plemented in the VHDL language. This read from a CMOS camera, controlled the
system’s motor and laser, generated 3D points and communicated with users. A suit-
able camera was not found and the Mark-I scanners camera was found to have been
damaged and become unusable, so a simulation environment was constructed that sim-
ulated the operation of the scanner, created 3D images for it to process, and tested its
results.
Chapter 1 of this thesis outlines the goals of this project and describes the Mark-
I system. Chapter 2 describes the theory and properties of the Mark-I system, and
chapter 3 describes the work undertaken to replace the scanner’s sensor. Chapter 4
describes the system created to interface to CMOS sensors, and chapter 5 outlines the
theory involved in calculating 3D points using structured light triangulation. The final
hardware scanner, and the simulation system used to test it, are then described in
chapter 6.
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Chapter 1
INTRODUCTION
1.1 THE ORIGINAL PROJECT
The work outlined in this thesis is an extension of the work carried out for a pre-
vious master’s thesis “Three Dimensional Interior Room Scanner” by T. Llewellynn
[1]. Completed in 2001 this project had the aim of building a low cost 3D scanner for
digitising indoor rooms.
1.1.1 Objectives
Then, and now, most three-dimensional imaging systems were designed for highly accu-
rate very close range scanning of relatively small objects, particularly for digital content
creation or medical applications [2]. Scanners with larger working ranges have been of
interest in industrial automation and robotics, where large scanners, coarse resolutions,
complex systems, or expensive solutions have been acceptable [3]. Because of this these
systems are not suitable for consumer or mass production applications.
An interior 3D scanner would have many applications where accurate 3D images of
rooms and buildings would be useful. Areas ranging from architecture, real-estate, and
motion picture animation would all benefit from such a system. In the near future there
may well be a large market for 3D scanners tailored to interior conditions, created by
the Google Earth [4] and Windows Virtual Earth [5] projects. These plan to encourage
companies and individuals to create 3D models of buildings, which may provide a
market for mass market interior scanners. The lack of a fast, simple, and low cost
solution for tasks of this nature was the motivation for this project.
The objective of the project was to create a scanning platform optimised for the
lighting conditions and distances unique to interior rooms. This would be a small,
portable system, producing high accuracy, medium range scans with a dense resolution
map. The scanner was intended to be simple and practical to use, and aimed at a mass
market by using common low cost components.
Its stated aims were:
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• To be able to scan an indoor environment under normal indoor lighting conditions.
• Scan times are to be kept under an hour.
• An accuracy of approximately 1 part in 1000 over an operating range of 7m is
required.
• The scanner design should be rugged, so that positioning of the device is easy
and not damaging to the device itself.
• The physical size of the device is to be no larger that 0.5m in span in order to
keep the scanner portable.
• It should be possible to perform multiple scans of a room interior, which are then
combined into a single model.
The lighting requirements meant the scanner did not need to operate in direct sunlight,
but did need to be tolerant to indoor lighting such as fluorescent bulbs. The limitation
on scan times was intended to minimise disruption to busy environments.
1.1.2 Overview
Figure 1.1 The Mark-I scanner created for the master’s thesis [1].
The system developed to meet these goals is shown in figure 1.1, and will be referred
to from here on as the Mark-I System. This used a method known as structured light
triangulation to create the 3D points.
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A laser is mounted on the right hand side of the scanner’s arm. This projects
a vertical plane of light onto the scene. This structured illumination reflects off the
scene and is imaged by a CMOS camera on the left side of the scanner. This uses
various filters to improve its detection of the laser line. The position of an illuminated
sensor-pixel determines a straight ray along which the light that arrived at that pixel
travelled. Trigonometry is then used to determine the point in 3D space that the
reflection originated, by exploiting prior knowledge of the the scanner’s geometry. This
process shown in figure 1.2 is called “structured light triangulation”, and is described
in more detail in section 5.
Figure 1.2 Structure light illumination, take from [6].
The arm is mounted on a stepper motor, because this can only image points along
the laser’s plane. The motor rotates the “rigid scanner” a set angle and a scan is taken.
The motor then rotates another set amount and another scan is taken. In this way
a full 360◦ scan of the room can be created. A side effect of this system is that the
“cloud” of 3D point data it produces is organised into vertical stripes as a result of its
planar light source. An example of a scan taken by this scanner is shown in figure 1.3.
A computer running custom designed software, on the Linux operating system,
controlled the hardware and captured the resulting data. This computer controlled the
motor, controlled the laser, read from the CMOS camera, and performed the calibra-
tion and point estimation algorithms for the system using the data received. The low
level control was performed by software written in C, which accessed the computer’s
hardware. This included a custom made driver which allowed a Linux operating sys-
tem to access the PCI card. These programs were controlled by Java software which
performed the more complex tasks required. It controlled the scanner’s operation, and
calculated 3D points using the data received from the camera, allowed the 3D points
collected to be viewed, and its interface is shown in figure 1.4.
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Figure 1.3 An image taken by the Mark-I scanner, taken from [1].
Figure 1.4 The system’s software displaying a scan of an interior, taken from [1].
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1.2 PROPERTIES
The wide distances and high accuracy requirements of indoor scanners meant that a
wide dynamic range was required. Light reflecting off objects close to the scanner are
brightly illuminated, while objects far away appear much darker. In order to image
both kinds of objects the Mark-I scanner used a CMOS camera with a logarithmic
response. This camera allowed the readout of individual pixels and regions, which
can speed up scanning. However CMOS sensors have an inherent Fixed Pattern Noise
(FPN) (see chapter 3), of random pixel offsets created during fabrication which had to
be corrected using a nonlinear software correction of the points it produced [1].
The stripe produced by the laser spreads out rather than being a constant intensity
[7]. This can be used to find the laser line’s centre to an accuracy smaller than the
width of the pixels used to image the laser. [1] showed that a Gaussian model produced
very accurate centre detection, but the actual method used in the scanner simply finds
the brightest pixel in each line by examining every pixel, while using a threshold to
remove noise. The intent was to remove objects for which only noisy and inaccurate
results could be computed, but it also meant that distant objects under the threshold
were not found.
Calculating 3D points involved correcting for many physical processes. First lens
distortions were removed. Pixel addresses must then be transformed into 2D data based
on the sensor’s dimensions, and 3D data must be generated from the 2D values using
triangulation. These points may then be moved so they are expressed relative to the
centre of the scanner, and then the rotation caused by the movement of the scanner
removed. First the system removes lens distortion from the pixel data, then it performs
the 3D triangulation, and then the rotations and translations are performed. The
parameters for these two calculations are determined in a calibration process involving
the scanning of multiple printed checkerboards. In this way the scanner’s dimensions
do not need to be known, and errors created in measuring these can be avoided.
1.2.1 Results
After its implementation the first system was evaluated against its specifications. Only
simple centroiding was implemented but simulations showed that the advanced meth-
ods of locating the laser stripe’s centroid should be accurate to the limits imposed by
laser speckle (noise caused by interference as the laser strikes rough surfaces [8]). The
use of a CMOS camera allowed fast scan rates, but introduced a sizeable FPN. This
was corrected within an expected Signal to Noise Ratio (SNR) of 48 dB. The actual
SNR was found to be 42 dB, which [1] indicated was probably caused by poor cali-
bration. Evaluating the system’s calibration found that the laser plane and centre of
rotation were the limiting factors in the system’s calibration, with the camera and lens
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coefficients being acceptable. The useable range of the system in daylight was 1-2m,
and 3-4m at night. The 7m range specified was not reached but this was probably
due to the use of a poor stripe detection algorithm. The sensor was also vertically
misaligned causing the laser band-pass filter to badly attenuate the signal, because the
filter’s attenuation varies based on the angle of the light striking it.
These results were not completely up to specification, but worked well considering
there were several areas open to improvement. There were also other areas where the
scanner could be improved. The stripe detection algorithm was slow and needed a
high SNR to work limiting the range of the system. The system’s calibration was not
optimal and required three separate steps to complete. The platform was noisy and
missed steps occasionally resulting in false position data for that scan. The PCI card
limited the camera’s throughput to 1MHz when it was capable of 5MHz. The attached
cabling prevented full rotation of the system, resulting in a maximum angle of 180
degrees.
1.3 THE MARK-II SYSTEM
This thesis outline a second project intended to further the Mark-I scanner’s goals.
This scanner will be referred to from here on as the Mark-II system.
1.3.1 Its Goals
The primary aim of this project was to recreate the scanner using embedded hardware
to control the scanner, read from the camera, and perform the system’s processing. The
use of stand-alone hardware would further the original projects goals by increasing the
scanners portability, and lowering the system’s cost. This scanner should be rugged
and easy to move, setup, and control in the field. It should store sufficient data for
practical use, and be able to transfer this data to a computer. As many of the Mark-I
system’s functions as possible should be implemented onboard the unit and it should
operated without a controlling computer. By directly interfacing to the camera without
a PCI card this system could decrease scan times.
As well as re-creating the scanner within hardware, there are several areas of further
development possible to improve the Mark-I scanner, and make it more functional. The
SNR of the Mark-I system was below its theoretical limit, and limited by sensor noise, so
another aim of the project was to improve the SNR of the system, improving the overall
accuracy of the results obtained. Firstly, alternative cameras will be investigated in an
attempt to remove or lower the high FPN, suffered by the existing camera. If this is not
possible improved methods of correcting this noise will be investigated and integrated
into the system. Micro-stepping control for the step-motor was another suggestion in
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[1] as it had the possibility of lowering the motor’s excessive noise, minimising missed
steps, and lowering position noise.
1.3.2 The Project’s Plan
The intention was to progressively modify the system to achieve the most functional
final design. In the first stage of the project the system outlined in T. Llewellynn’s thesis
would be re-implemented. A computer would be loaded with the original operating
system, and the software created for the Mark-i system installed onto this computer.
Once the unit is working, the system’s performance would be evaluated against that
found in the original thesis.
In the second stage the Mark-I system’s low level scanner control software would
be inspected, and implemented on a embedded hardware board. Input and output
interfaces allowing a user to control the board would be created, and a method of com-
municating with computers to transfer scan data off the unit would be created. Once
communications are established the Mark-I system’s Java software would be modified,
so that it requests scanner control functions from the the new hardware instead of the
original C code.
In the final stage the Java functions for controlling the scanner, would be re-
implemented on the hardware platform. This would include motor control, stripe de-
tection, and trigonometric point calculation, as well as the sequencing of the scanning
operation. Using the previous stage’s computer controlled scanner, the improved fea-
tures mentioned in the last section would be evaluated on the computer. If these were
successful they could then be implemented on the hardware, where feasible.

Chapter 2
THE MARK-I SYSTEM’S THEORY
The properties of the Mark-I scanner were carefully designed based upon its initial
specifications. These properties included the physical geometries of this components,
the parameters of its optical parts, and its required dynamic range. The design of the
system from [1] is described in this chapter with section 2.1 describing the calculations
used to determine the orientation of the scanners parts, including working distances,
and lens properties. The radiometry of the system is then described in section 2.2
by analysing the propagation of light through the system, and using this theory to
determine the dynamic range required by the scanner. The dynamic range is relevant to
chapter 3 where it is used to select cameras appropriate for the system, and the system
geometries are used in section 6 to create triangulation algorithms that generate 3D
point data, and to create the environment that simulates the operation of the scanner.
The properties determined in this chapter are shown in table 2.1.
Minimum range Xmin: 0.3850m
Maximum range Xmax: 10m
Effective focal length fo: 8.6mm
Baseline b: 300mm
Laser Projection Angle φ: 68.00◦
Sensor Tilt Angle β: 1.65◦
Focal length f : 8.5mm
Required Dynamic Range DP : 94.7 dB
Table 2.1 Final Mark-I system properties.
2.1 THE MARK-I SYSTEM’S GEOMETRY
2.1.1 Laser Source
The illumination source of the Mark-I system was a 5mW laser diode line generator.
This was selected as a class IIIa laser to maximise the radiated power while avoiding
the stringent safety precautions needed for a class II laser. This limited the laser’s
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power to less than 5mV in order to meet the class IIIa specification of the AS2211
standard [9].
2.1.2 Determining the Focal Length
f
P
Figure 2.1 Scanner geometry that determines the system’s field of view, from [1].
The Field of View (FOV) is the angle over which the system is able to image the
scene. The laser line has a vertical spread of 45◦, and the FOV is set as close to this
angle as possible. This is determined by the sensor size (P ) and the focal length (f)
as illustrated in figure 2.1, and results in a FOV θfov of,
θfov = 2arctan
(
P
2f
)
(2.1)
where,
P : Sensor width (m).
f : Lens focal length (m).
The sensor chosen for the Mark-I system has a sensor size of 6.4mm x 6.4mm, which
resulted in a focal length of 7.73mm for the 45◦ laser spread. The closest standard focal
length to this is 8.5mm, which was chosen and resulted in the final FOV being 41.3◦.
2.1.3 The Scanner Geometry
The system’s geometry is shown in figure 2.2. A laser mounted at a baseline distance
(b) from the cameras lens, projects a plane of light diagonally across the scene at an
angle φ to the baseline. This should pass into the sensors FOV at the minimum possible
distance and leaves this FOV at the maximum possible distance. The trigonometry of
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Figure 2.2 Scanner geometry that determines the scanner’s range, from [1].
Xmin Xmax Baseline (b) Laser Projection Angle φ
0.38m 10m 0.288m 68.5◦
Table 2.2 Object working distances, baseline and laser projection angle of system.
this arrangement uniquely determines the system’s geometry from its range as,
b =
−2XmaxXmin tan θfov2
Xmin −Xmax (2.2)
and
φ = tan−1
(
Xmax
b+Xmax tan θfov2
)
(2.3)
where,
Xmax: Scanner maximum working distance (m).
Xmin: Scanner minimum working distance (m).
φ: Laser projection angle (◦).
The initial range from the scanners specifications was from 1m to 7m, which results in
a 85cm baseline. Because this would limit the scanner’s portability and increase the
difficulty of its use, this range was increased to minimise b. This was done to produce
a more realistic value for the baseline, resulting in the final values which are shown in
table 2.2.
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2.1.4 Optical Resolution
The resolving power of a lens measures the minimum distance between features on
the image that can still be distinguished. For a perfect lens this limit is caused by
diffraction at the edge of the aperture and is calculated as [7],
ro ≈ 1.22λf# (2.4)
where,
λ: the light’s wavelength (m).
f#: F-number; the ratio of the lenses focal length to
the aperture’s diameter f/D.
Thus the F-number (f#) should be kept as small as possible, because it increases both
the lenses light gathering ability and its spatial resolution. With a laser wavelength
of 670 nm, and an F-number of 1.4, the minimum feature size that can be detected is
1.14 µm, which is much smaller than the pixels size.
2.1.5 Setting the Cameras Focus
The depth of view of a imaging system is the range in front of the lens, over which ob-
jects will be in focus. The lens-sensor distance and focal length determine the distance
from the lens that an object is in sharp focus using the thin lens formula [10],
1
l
=
1
f
− 1
fo
(2.5)
where,
l: Distance of an object in sharp focus (m).
fo: Lens-sensor distance (m).
As the object moves away from this plane its image becomes more blurred, since the
lens focuses light onto a point in space, rather than onto the image plane. This causes
the point to appear as a blurred circle on the image plane. The range over which an
object is suitably in focus can be found by determining the near (V−) and far (V+)
limits and given by [7],
V+ =
dOf
2
f2 − f#DBdO (2.6)
and
V− =
dOf
2
f2 + f#DBdO
(2.7)
where,
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dO (m) V+ (m) V− (m)
3.21 9280 1.61
3 45.6 1.55
2 5.30 1.23
Table 2.3 Depth of view for varying object-distances.
dO: Object-conjugate distance (m).
DB: Acceptable blur spot diameter (m).
which assumes that the object distance is relatively large compared to the focal length.
The value of dO was varied and the DOV evaluated resulting in the ranges in table 2.3.
This showed that it was not possible to generate the maximum and minimum distances
needed by the system using these optical properties.
Lowering the lenses aperture could address this, but would limit the amount of
light that the lens can collect, and increase the lenses optical resolution. By changing
the optical configuration of the system to use the Scheimpflug geometry [11] instead,
the necessary DOV can be achieved without having to do this.
Figure 2.3 A sensor and lens in an Scheimpflug optical arrangement, taken from [11].
In Scheimpflug geometry (shown in figure 2.3) the lens or the sensor is tilted so
that these are no longer parallel. This forms a plane of sharp focus which is no longer
parallel to the sensor and lens planes, as it would be in a standard lens geometry. This
has particular advantage for the scanner because the entire laser is now in sharp-focus,
not just acceptably focused. The plane of sharp focus intersects the sensor plane at the
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same place that the sensor plane does, which determines the sensor’s tilt angle β as,
β = tan−1
(
fo
b
)
(2.8)
The lens-centre still obeys equation 2.5 and can be used to find the lens to sensor
distance. The plane of sharp focus is then selected so that it follows the Xmin to Xmax
ray shown in figure 2.2. Its intersection with the optical plane determines l for equation
2.5, and its intersection with the lens plane will be the system’s baseline b. When the
values from table 2.2 are used this yields a sensor tilt angle β of 1.65◦, and a lens-sensor
distance fo of 8.599mm.
2.2 THE MARK-I SYSTEM’S RADIOMETRY
In order to understand the requirements needed for the scanner’s components, the
radiometry of the system needs to be evaluated. Analysing how light travels through
the system allows the maximum and minimum levels of light that the system should
be able to image to be found, determining its dynamic range.
2.2.1 Scene Irradiance
Figure 2.4 A laser diverging to fill an area on the scene, from [1].
The power of the light rays falling on a system (its irradiance), is determined by a
set of optical interactions starting with the laser diode used by the scanner, which can
be assumed to have a Gaussian power distribution profile [7]. The laser line generator
uses a cylindrical lens to generate a line from the Gaussian laser source, and produces
a line which spreads in the x and y directions and is Gaussian in both directions. The
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following calculations are analysed with a non-Gaussian laser model, and correction
made for this Gaussian response later.
The laser’s spread is shown in figure 2.4 and produces an irradiance on the scene
HS (W/m2) of,
HS =
Pt
4z2 tan
(
θx
2
)
tan
(
θy
2
) (2.9)
where,
z: laser to scene distance (m).
Pt: laser diode optical output power (W).
θx : horizontal laser spread (◦).
θy : vertical laser spread (◦).
This is then re-radiated into the scene by the surface’s Bidirectional Reflectance Dis-
tribution Function (BDRF). This is the radiometric measure of how a surface reflects
light, and indicates how much light is reflected in each direction, given the angle and
intensity of the incident light [10]. Most dull surfaces can be well modelled by a
Lambertion BDRF [10], which is a distribution that reflects light so that the surface
appears equally bright from all directions, and gives a radiance off the surface of NS
in (Watts/Steradian) of [10],
NS =
σsHS
pi
(2.10)
σs: surface reflectivity
The surface reflectivity varies depending on the object and has typical values between
10% and 60% [1].
This reflectance travels through the lens system and falls onto the sensor. The
amount of power that is reflected off the surface and onto the sensor can be determined
from the scene shown in figure 2.5, in which the lens links a cone of rays originating on
a patch on the scene δO, through it’s centre and onto a patch on the sensor δI. These
are linked by [10],
δO
δI
=
cos (αx)
cos (θ)
(
z
f
)2
(2.11)
where,
αx: The angle made with the lenses axis by the scene patch.
θ: The angle of the scene patches normal to its cone of rays.
The amount of irradiation projected onto the sensor by an surface patch δO can
then be found using the geometry of the lens system as shown in figure 2.6. This is
evaluated using the solid angle of the lens as seen from δO, and the angle that δO
makes with the sensor, to give the power of the light projected onto the lens NL as
[10],
16 CHAPTER 2 THE MARK-I SYSTEM’S THEORY
Figure 2.5 Irradiance caused on the sensor by radiance from an area in the scene being gathered by
the lens, from [10].
Figure 2.6 The optics geometry linking radiance from the scene to the irradiance of the sensor, from
[10].
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NL = NS δO∆Ω cos θ (2.12)
where
∆Ω : the solid angle subtended by the lens.
Once the optical losses caused by the lens, and its filters are taken into account,
equations 2.12 and 2.11 combine with the attenuation from the optics to give the sensor
irradiance,
HD = ηNS
pi
4
(
D
f
)2
cos4 (αx) (2.13)
where
η : transmission coefficient of the camera’s optics (%).
To increase the system’s irradiance and hence its minimum detectible illumination, the
lens diameter can be increased by increasing its f-number, or decrease its focal length.
It is also worth noting that as the angle the ray makes with the lenses optical axis
increases, irradiance decreases in a process called vignetting.
The final received power is evaluated over the sensor array and limited by the fill
factor of the sensors pixels, which is a measure of the percentage of each pixel that
collects light. This results in the actual power received by the sensor being,
PR = AkNS η
pi
4
(
D
f
)2
cos4 (αx) (2.14)
where,
Ak : Active array area, (total area × fill factor) (m2).
2.2.2 Gaussian Laser
The laser’s Gaussian response can now be factored into the system’s radiometry by
multiplying its transfer function by a 2D Gaussian function,
I(x, y) =
1
2piσxσy
exp
(
−
(
x− µx
σx
)2
−
(
y − µy
σy
)2)
(2.15)
where
σ : standard deviation
µ: mean
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This is then scaled by 2
√
2σ per dimension to maintain a constant total power,
resulting in a final radiometric transfer through the system PG of,
PG = 8σxσyPRI(x, y). (2.16)
2.2.3 Dynamic Range
Now that the transfer of light through the system is known, the maximum and minimum
levels of illumination can be determined to find the dynamic range that the system needs
using,
DP = 20 log
(
PGmax
PGmin
)
(2.17)
The Gaussian functions maximum values occur at its means x = µx and y = µy, and
when these are substituted into equation 2.15 the maximum power is found to be,
PGmax =
4
piPRmax
(2.18)
The minimum Gaussian power is found at the extremes of the x and y values since the
function continuously decays. When x = µ +
√
2σx and x = µ +
√
2σy, the minimum
is found to be,
PGmin =
4
pie4PRmin
(2.19)
The dynamic range calculation PGmax/PGmin , is thus based on equations 2.9, 2.10,
2.14, with a 34.7 dB offset caused by a 20 ∗ log e4 constant. Non-varying values from
these equations cancel out, resulting in a dynamic range of,
DP = 20 log
(
σsmax
σsmin
z2max
z2min
cos4 (αx1)
cos4 (αx2)
)
+ 34.7 dB (2.20)
The surface reflectivity can vary by an order of magnitude giving 0.1 ≤ σ ≤ 0.01,
and the triangulation angle can be safely ignored given the object’s range and camera
baseline. With a system range of z = 1 m to z = 10 m, the dynamic range required by
the system can be evaluated as,
DP = 20 log
(
10
102
12
)
+ 34.7 dB = 94.7 dB (2.21)
This is an extremely large dynamic range, and complicates the selection of a camera
as will be seen later in chapter 3.
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2.2.4 Laser Speckle
The fundamental limit to the accuracy of active triangulation is laser speckle [8]. When
a surface is rough compared to the wavelength of the laser imaging it, the light returning
has different optical path resulting in interference. This appears as random bright and
dark “speckle”. The variation this causes in the lasers peak p was shown by [12] to be,
σp =
1√
2pi
λfo
D cosβ
(2.22)
where
β: tilt of the sensor in a scheimpflug optical system.
λ: laser wavelength (m).
f0: focal length.
This produces a variation of 0.38 µm for the Mark-I system (0.03 of a pixel for the 12.5
µm pixels).
2.2.5 Optical Filters
The scanner uses a polarising filter and a bandpass filter to improve the optical per-
formance of the system. The polarisation filter blocks light of a specific polarisation
to its surface. This removes the bright glare emitted from shiny surfaces that would
otherwise swamp reflections from dull surfaces elsewhere in the scene. Light reflects
“specularly” from shiny surfaces which preserves its polarisation [7], while dull surfaces
have a Lambertion reflection, that scrambles the light’s polarisation. Using these prop-
erty the polarisation filter can be rotated until it is oriented to block light with the
same polarisation as the laser source, removing spurious reflections.
The second filter used is a narrow bandpass interference filter, which removes the
background light created by non-laser sources. This was selected so that its pass-
bandwidth was large enough to transmit the laser beam. These filters reduce the
overall transmittance of the optics by 50%, and make the system very sensitive to the
input angle [7], because the light’s angle of incident shifts the filters central frequency
to,
λα = λ
√
1− No
Ne
2
sin2 α (2.23)
where,
No: external medium refractive index (1.0 in air)
Ne: filter effective refractive index
θ: angle of incidence.
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The system’s properties of FOV = 40◦, λ=670nm, and Ne = 2.0 produced an expected
shift of 10 nm, so a filter with a centre frequency of 670nm and a bandwidth of 25-30nm
was selected to allow for some variation in the system’s components.
Chapter 3
SELECTING A NEW CAMERA
As part of the new project a search for a camera to improve the SNR of the overall
system was undertaken, and is outlined in this chapter. The system error within the
Mark-I system had been larger than expected, and the possibility of upgrading the
camera to minimise the system’s noise was the most obvious method of achieving this.
Alternatively a new camera might offer advantages of easier hardware interfacing, over
replicating the PCI interface used in the present system.
As mentioned in chapter 2 the system required a dynamic range of 95 dB or greater
to image the laser stripe at both the maximum and minimum distances. This is a large
dynamic range for an image sensor and requires one with a logarithmic response or
specialised wide dynamic range features to achieve this.
Section 3.1 describes the properties of modern imaging sensors, section 3.3 describes
the Mark-I system’s camera, and section 3.4 outlines the possible replacements for this
camera. The conclusion reached was that advanced linear CMOS cameras had the
ability to greatly improve the overall SNR of the system, but that none of these were
suitable and the project should continue with its existing camera.
3.1 IMAGING SENSORS
There are many kinds of imaging sensors available but the most commonly used sensors
are CMOS and CCD sensors.
3.1.1 CCD Sensors
Charge Coupled Devices (CCDs) work by using a lattice of photo-sensitive capacitive
cells that capture electrons created by the light that falls on the sensor [7]. These pixels
are reset to a set constant charge at the beginning of a read cycle, and then left to
accumulate charge. After a set integration period the charge packets in these pixels are
shifted across the sensor to a readout-node and converted into an analogue voltage. A
common amplifier connected to this node is used for all pixels. The voltages can then
be converted to digital values on chip or externally.
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This charge movement can be done in a number of different ways depending on
the chip architecture [7]. In progressive scan CCDs the charge packets are “clocked”
into the row below them. This moves the lowest row into a serial register, which then
horizontally clocks the packets onto the readout node, one packet at a time.
In a Frame transfer CCD a second sensor array is created, that is covered by
a photon-blocking mask. The charge is then clocked quickly from the exposed sensor
array into the dummy array. This is done to prevent the charge packets from absorbing
extra photons while they are moving to readout node. Interline transfer CCDs take this
a step further and place these covered registers in columns between the pixels, allowing
the packets to be moved into covered registers even faster. Whatever the method, the
charge packets are clocked a row at a time into the serial register and then onto the
readout node.
Until the last ten years CCD imagers where the sensor used for the majority of
applications [13]. They are simpler to design and tend to have less noise than CMOS
sensors. However, they also require a manufacturing process very different from the
CMOS process, used by most foundries to make micro-processor and memory devices.
3.1.2 CMOS / Active Pixel Sensors
Active Pixel Sensors (APS) are commonly referred to as CMOS sensors because they
are manufactured using the CMOS fabrication technology. They were invented around
the same time as CCDs, but CCDs became the preferred sensor format mainly be-
cause they gave better image quality with the fabrication processes available [14]. As
fabrication techniques improved, these sensors became realistic competitors to CCDs
and began appearing in the mid-nineties. They use an array of photo-diodes or photo-
gates connected to reset transistors, to detect illumination. The photo-detector is reset
and then left to integrate photo-charge. This charge produces a voltage across the
diode, which is then amplified by a local transistor. The amplified voltage can then be
addressed by row and column selection transistors.
3.1.3 CCD and CMOS Compared
Because of the different ways in which these sensors operate, their properties tend to
differ in certain areas. These differences in properties can also vary from greatly from
camera to camera. This is discussed below, and some elaboration on these issues can
be found in [15, 13]
3.1.3.1 System Integration and Price
CCD sensors are simpler for chip manufacturers to design, while CMOS sensors tend
to have higher signal gains, and lower power requirements. CMOS sensors also allow
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conventional CMOS componentry to be created on the same chip as the sensor. This
allows the supporting circuitry such as clock, power, or ADC components to be included
on the same chip. It also allows more advanced features such as FPN correction, or
advanced processing algorithms to be performed without needing an external chip. This
is especially appealing for consumer products because it allows integration of many
external components into a single chip, making it cheaper to design a mass produced
product around a CMOS sensor. Unfortunately this generally does not apply for high
quality scientific or engineering applications where the extra cost involved in producing
low noise sensors offsets this advantage. Often these CMOS and CCD sensors have
similar prices. The fact that the clock, and power componentry can be located on the
CMOS sensor, allows smaller connections with less propagation delay. This can allow
CMOS chips to operate at higher clock rates than CCDs, although this depends on the
individual camera.
3.1.3.2 Region of Interest
“Region of interest” readout is a very desirable cameras feature . It allows what is
usually a square region of pixels to be read from the sensor. Rather than reading a
whole frame, only the pixels of interest can be read. This allows the system to use
faster tracking algorithms, speeding up the overall room scanning time. It also allows
a very small region of interest to be continually re-read to create an averaged image, to
reduce any random noise, such as sensor temporal noise or 50 Hz flicker from fluorescent
lighting.
Because CMOS chips address each pixel, a system can read small areas of the sensor
or even a single pixel, without being required to read a full frame as a CCD would.
This individual pixel method may also have an unwanted side effect when fast moving
scenes are imaged. CCD cameras read a snap-shot of the light at a point in time, but
some CMOS sensors sample the light at different times for each pixel, leading to fast
moving objects appearing to leave a “trail”, across the image. Whether or not this
occurs depends on the architecture used. When the architecture does not support a
synchronised shutter the sensor is referred to as having a rolling shutter architecture. In
these sensors the pixels do not include the extra logic required to operate a synchronous
shutter for the whole sensor, which increases the amount of the pixel’s area that collects
light (fill factor) [15].
3.1.3.3 Fill Factor
CMOS chips have lower “fill factors”, a parameter that measures the percentage of
the pixel that actually collects light. Due to the extra transistors needed by CMOS
architechtures, there is less room for the photo-detector on each pixels. CCD pixels use
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most of their area to capture light, and thus tend to have higher fill factors, making
them more efficient at converting the incident light to charge.
3.1.3.4 Noise
CMOS sensors have less uniformity of pixel response. The fact that every pixel has its
own amplifier and transistors means that pixels may produce a less uniform voltage
when exposed to the same illumination. This pixel to pixel difference is called Fixed
Pattern Noise (FPN), and can usually be removed by arithmetic post correction. CCD
sensors also have FPN but it tends to be much smaller. The extra transistors in a
CMOS pixel also means that they tend to have higher temporal noise sources from
transistor and amplifier noise, and from random variation in the FPN. These temporal
noises cannot be post-corrected the way an FPN offset can. Blooming resistance is
an advantage for CMOS sensors. They are able to drain the excess charge from an
overexposed pixel, without affecting the rest of the array. This is also possible with
CCDs but requires specialised architectures.
3.2 CAMERA NOISE
When examining commercial machine vision cameras the noise and performance infor-
mation available is often incomplete and expressed in different measures, by different
manufacturers. An understanding of how these terms relate to sensor operation is
required in order to compare these differing terms.
3.2.1 Quantum Noises
Quantum noises are very important in sensors and relate to the fact that light and
electricity are flows of units with a set (quantum) value. Although a flow is expressed as
a continuous value, it is actually the average flow of quantal units (electrons/photons).
The actual arrival of these units varies statistically [7]. That is, if an average flow in a
given time is specified, the actual number of units received in a time interval will vary
randomly about this average value. This variation follows a Poisson distribution, with
mean arrival rate µ¯ of electrons (or photons) in time t. Poisson distributions can be
well approximated by Gaussian responses at high µ. In these cases the noise can be
classified as a Gaussian noise with average µ and standard-deviation
√
µ [7].
3.2.2 Gaussian Noise Sources
The Gaussian or Normal distribution is used widely throughout engineering and sci-
ence because a large number of processes can be well approximated with a Gaussian
distribution [16]. It is useful because many separate signals can be combined easily.
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The sum of several independent Gaussian signals has a mean that is the sum of the
Gaussian means, and its variance (standard-deviation2) is the sum of the Gaussian
variances. Thus when,
G(µT , σ2T ) = G(µ1, σ
2
1) +G(µ2, σ
2
2) +G(µ3, σ
2
3) (3.1)
then,
µT = µ1 + µ2 + µ3 (3.2)
and,
σ2T = σ
2
1 + σ
2
2 + σ
2
3 (3.3)
where,
G(µ, σ2): A Gaussian distribution, defined by a µ and σ.
µx: Mean of Gaussian distribution x.
σx: Standard-deviation of Gaussian distribution x.
A Gaussian noise source can be thought of as a noiseless signal of value µ, with an
offset added to it that has an RMS magnitude of σ. Gaussian noises sources NRMS ,
add together to produce a signal with noise
√
NRMS1 +NRMS2 +NRMS3.
3.2.3 Photon Shot Noise
As photons arrive at a pixel there is a statistical variation in their arrival, because
of their quantal nature. Because this produces a Poisson noise it can be modelled as
Gaussian with an RMS value equal to the square root of the signal due to incident
light. This results in a noise with RMS value of [7],
σ =
√
Iηqet (3.4)
where,
I: Flux of the incident light (photons/pixel/sec).
ηqe: Quantum efficiency of the sensor (%)
t: Integration time between the pixel being reset and its value
being read (sec).
3.2.4 Dark Current Noise
Dark-current noise is the noise produced by a sensor when there is no light shining
on it. It is caused by thermal energy creating mobile charge spontaneously within the
sensor [7]. This happens predictably and the offset caused by this can be removed, if
a reference frame of dark signal is stored. Because it is a quantal process though, this
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also produces a smaller random fluctuation which is equal to the square root of the
dark signal which cannot be corrected [7].
Ndark = Ndt (3.5)
where,
Nd: The sensor’s dark current constant (electrons/C◦/pixel/sec).
Because the charge is generated by thermal energy, the amount of dark current increases
with increasing sensor temperature, resulting in higher values for Nd.
3.2.5 Thermal Noise
Thermal noise is caused by the random fluctuation of resistances caused by the thermal
energy of the system [7]. This is also referred to as Johnston noise and has the form
Nt =
√
4kTR (3.6)
where,
k: Boltzmann’s constant (J/K).
R: Resistance (Ω).
3.2.6 Reset Noise
Reset noise is caused by the reset transistor in both CCD and CMOS chips injecting
noise onto the pixel or reset node, when it is reset. Although the noise source continues
to vary, the specific value at the time of reset will stay on the pixel or node [7]. The
voltage has a random variation which is similar to thermal noise.
Nr =
√
kTC (3.7)
C: Capacitance that the noise is injected onto (F).
3.2.7 1/f Noise and Amplifier Noise
Both output amplifiers and photosensors suffer from a noise called flicker noise or 1/f
noise. This only appears at low frequencies and increases at 3 dB/Decade [7].
Noise added by the amplifiers, tend to be a significant component of the overall
noise ins sensors. This is a combination of 1/f noise, thermal noise, and inherent voltage
and current noise sources within the amplifier [7].
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3.2.8 Noise in CMOS and CCD Sensors
In both types of sensor photon shot noise is the largest noise source at high illumination
levels. This increases with illumination level and quickly dwarfs the other noise sources.
As the illumination drops to low levels other noise sources become significant.
In a CCD sensor the limiting noise sources at low light are dark-current shot noise,
and the noise from the output charge to voltage amplifier [7]. In CMOS sensors the
limiting noise sources are amplifier noise, dark-current shot noise, and the 1/f and
thermal noise of the extra access transistors [17]. The reset noise from each pixel’s
reset transistor is the largest of these sources [18]. The result is that at low light levels
CMOS sensors tend to have higher noise levels. CCDs have thus become the sensor of
choice for sensitive scientific and astronomical applications. They can be cooled with
liquid gases to reduce the dark noise below the limiting amplifier noise, to produce
ultra low noise operation.
Technologies exist to lower noise for both sensors. Correlated Double Sampling
(CDS) stores a reference signal (voltage or electrons) before a pixel is read, and then
uses this to remove the pixel’s reset noise. Multi Phase Pinning (MPP) can be used
to reduce dark noise by implanting an extra positively doped region on the chip which
limits its ability to create charge thermally. Both techniques can be used for CCD [7]
and CMOS [14] sensors.
Although in general CCD sensors have lower noise, this can vary greatly from
sensor to sensor. Differences in chip-architecture, manufacturing process, and amount
of design effort spent lowering the chips noise, produce differing noise characteristics
for both CCD and CMOS chips. Depending on the design and fabrication techniques
used low noise CMOS chips can be produced, but this is generally harder to do than
with a CCD.
3.2.9 Signal To Noise Ratio
As mentioned in chapter 2 the maximum SNR of a sensor is one of the factors that
limits the scanner’s range. Given above noise properties of sensors, the Signal to Noise
Ratio (SNR) can be evaluated as the incident photon flux divided by a sum of Gaussian
noises,
SNR = 20log
Iηqet√
Iηqet+Ndt+NT t+N2r
(3.8)
This is expressed in terms of noise electrons, for a CCD which integrates and transfers
electrons, but the noise figure may be expressed in volts for a CMOS sensor that
converts electrons to voltage early on in its signal chain.
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3.2.10 Converting Noise to Irradiation
Noise quantities are often expressed as irradiation equivalent values. These measure
the magnitude irradiation required to generate a sensor signal equal to a the noise
measure. This requires an understanding of how photons are converted into an electrical
signal. To do this the standard equation linking received irradiation and photo-electrons
generated [7] is used,
Electrons generated/second = ηqe
PR
Ep
(3.9)
where,
ηqe: Quantum efficiency (%).
PR: Power of received irradiation (W/m2).
Ep: Energy of a photon (J).
where Ep is determined by the wavelength of light used,
Ep = h
c
λ
(3.10)
where,
c: The speed of light (m/s).
h: Planck’s constant (J).
3.3 THE MARK-I SCANNER’S CAMERA
Figure 3.1 Fuga15 Logarithmic Camera Specifications, from [19]
The Mark-I Scanner’s camera uses a FUGA15D Logarithmic CMOS sensor man-
ufactured by Vector International [19], and its specifications are shown in figure 3.1.
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The camera’s dynamic range is 120 dB, and it allows a square region of interest to be
read from the sensor array. Reading full frames in a darkened environment the FUGA
is limited to 8 Frames Per Second (FPS), which can increase to 15 FPS in the light.
Thus with 512 x 512 pixels and 8 bits the transfer rate is around 2 MB/s.
3.3.1 Camera Noise
In this camera there are two major sources of sensor noise; the CMOS sensor’s Fixed
Pattern Noise (FPN), and the ADC’s quantisation noise [1], the largest of which is
FPN. The camera’s logarithmic response means that FPN correction is not the sim-
ple linear process usually required by CMOS cameras. Logarithmic cameras require
a correction algorithm that is computationally intensive and is often not completely
accurate [20]. The Mark-I system relied on software calibration using a curve fitting
non-linear correction system to achieve reasonable results. This resulted in a noise
of around 40 dB SNR, which was still worse than the theoretical maximum of 50 dB
caused by the sensors 8 bit ADC quantisation [1]. Temporal noise also occurs in the
system but is much smaller than fixed point and quantisation noises.
[Otim et al 2004] outlines advanced methods of FPN correction for logarithmic
CMOS cameras, and these were investigated, to assess their applicability to the project.
This used a standard three parameter model to correct the offset, but it was found that
this deviated from the actual response at high light levels. A four parameter model
which was much more complex was investigated, and found to solve this problem. The
paper concludes that the three parameter method is accurate enough for all but the
most stringent requirements, and simpler to compute.
The three parameter model could be applied to our system and would probably
improve the corrections over the existing model. A marked effect would not be expected
though, because the existing model attempts a curve fit, and is adjusted to the sensor’s
logarithmic curve.
3.3.2 Noise Properties
Knowing the sensor’s noise equivalent irradiation power is useful for sensor comparison.
The Fuga15D has a noise voltage of Vnoise = 0.2 mV [1], and it’s logarithmic voltage
response is,
Vsensor = γ log
PR
Plimit
(3.11)
Plimit minimum power detectable at the sensor (W/m2).
γ sensor output voltage scale (mV/decade).
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The noise equivalent irradiation power can be found by finding the value of PR
that gives an SNR of 1 using, [1].
SNRsensor = 20 log
Vsensor
Vnoise
(3.12)
When the sensors properties of Plimit = 10−4 W/m2 and γ = 50 mV/decade are used
[1], this determines the sensors noise equivalent power as PRne = 1.010× 10−4 W/m2.
3.4 IMPROVED CAMERA ALTERNATIVES
New cameras were investigated in the hope that the scanners precision could be in-
creased by lowering the sensor’s noise.
3.4.1 Similar Log Cameras
The Fuga-15D uses a form of CMOS sensor where the transistors driving the photo-
sensor biased in weak inversion to generate a logarithmic response for the sensor [20].
This logarithmic response gives the sensor its unusually wide dynamic range. Similar
commercial log cameras were investigated for their suitability. An example is shown in
figure 3.2, and its specifications from [21] in figure 3.3.
Figure 3.2 AKATech iMVS-157 wide dynamic range camera.
Figure 3.3 AKATech iMVS-157 specifications, from [21]
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This camera is typical of the logarithmic machine vision cameras found in that it
has a higher bit width, and larger pixel array, but that does not mention it noise spec-
ifications. The primary problem with the existing camera was the severe FPN limiting
the systems range, and while CMOS manufacturing processes may have improved, a
camera that gave information on it’s FPN could not be found. The greater bit depth
and pixel density may improve the scanners accuracy within its operating range, but
do not address the primary problem that limited the scanner’s range.
3.4.2 Linear Cameras
Most linear cameras investigated had dynamic ranges in the range of 55 dB to 65 dB,
but a growing number use advanced exposure control to generate wide dynamic ranges
are becoming available.
3.4.3 Basler A601f-HDR Camera
Figure 3.4 Basler A601f-HDR wide dynamic range camera.
The Basler A601-HDR [22] is shown in figure 3.4, is one such camera. It has
a feature that takes multiple images at different exposures. It then combines these
images as one image and outputs the data in 19 bit format, at 8 FPS. This allows both
bright and dark features to be seen clearly as would happen in a log camera, creating
a dynamic range of 112dB, well within that required. It is capable of reading regions
of interest from the pixel array, and its specifications are shown in figure 3.5. Its linear
response means that FPN correction is trivial, and it’s sensor has the functionality to
correct this noise on chip [23]. This system reduces both the FPN and quantisation
noise sources.
The camera’s properties relevant to maximum SNR, and are shown in table 3.1.
When these are combined with equation 3.8, the chips SNR is determined as 46.98 dB,
an improvement on the 40 dB limited Fuga-15D.
There are only two issues with the camera. The micron chip has an onboard FPN
calibration feature, but the camera’s documentation does not mention whether it uses
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Figure 3.5 Basler A601f-HDR specifications, from [24]
Quantum efficiency @ 545 nm (%) 32
Dark noise (e-) 113
Saturation capacity (e-) 50000
Table 3.1 Basler A601-HDR properties that determine its SNR, from [25].
this feature. FPN would be impossible to accurately correct off chip, because of the
cameras wide dynamic range feature. Each pixel can be taken using a different exposure
time, and it is impossible to know which time was used for which pixels.
The second problem is that it uses a Firewire connection, and the Mark-II sys-
tem would require a Firewire host controller to be implemented in hardware. This is
impractical and so a method of accessing the camera directly is needed.
Basler was contacted regarding these problems, specifically as to whether the Mi-
cron chip’s FPN correction was implemented while in the cameras HDR (High Dynamic
Range) mode. The response received was that it was not possible to circumvented the
camera’s firewire connection, and that they could not say whether the camera uses the
sensor’s FPN correction feature [26],[27],[28]. As a result this camera could not be used
in the project, although it appeared promising.
3.4.4 SMal Camera
The other wide dynamic range camera located was the SMal ACM100 [29], and is shown
in figure 3.6. Like the Basler A601-HDR , the ACM100 uses a linear CMOS sensor but
generates a wide dynamic range, well within that required. It allows a sub-area of the
pixel array to be read, and a development kit is also available [30].
The specifications for the camera are shown in figures 3.7. The ACM100 corrects
FPN on the camera, and allows region of interest access. Its data sheet [29] does not
mention the camera’s bit rate but its development kit [30] can produce either 12-bit or
8-bit data. The cameras has a full frame rate as of up to 60 frames/s (fps), and the
kit cam image scenes at 30 FPS. These rates are far superior to that of the Basler or
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Figure 3.6 The SMal ACM100 wide dynamic range camera
Figure 3.7 The SMal ACM100 wide dynamic range cameras specifications
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FUGA cameras, and could allow advanced features to be implemented such as averaging
multiple images to achieve a higher quality image.
The ACM100’s properties relevant to system noise and are shown in table 3.2.
Signal to noise measures could not be found for the camera, so cannot be directly com-
Noise Equivalent Irradiation 2˜ nW/cm2 @ 670 nm
Minimum illumination 1 mW/m2
Table 3.2 SMal ACM100 properties that determine its SNR, from [22].
pared with the Basler A601f-HDR. When the noise equivalent irradiation is expressed
relative to metres it becomes 20µ W/m2, much smaller than that for the Fuga-15D.
This noise measure does not necessarily mean that the camera has a five times less noise
that the Fuga-15D though. Because the camera’s documentation does not indicate the
maximum illumination its pixels can accept, its SNR cannot be determined. It is pos-
sible that this camera has a very high fill factor reducing its illumination equivalent
noise. Its linear operation will still remove the largest source of noise in the Fuga-15D
sensor by trivialising FPN correction.
SMal was contracted to obtain information on purchasing, sensor noise, and inter-
facing to their camera, but a reply was never received. Retailer for the SMal cameras
or kits could not be found, and thus the camera could not be used.
3.5 CONCLUSIONS
The conclusion reached was that while new camera’s were available which would in-
crease the SNR of the system, increasing it’s range and accuracy. These cameras were
not suitable for the Mark-II scanner because of availability, or because of the difficulty
of accessing them with our hardware. Specifically linear CMOS cameras show much
promise when compared to the Mark-I system’s logarithmic camera, for lowering noise
and simplifying pixel correction. The prospect of creating a custom wide-dynamic
range camera by directly interfacing to a sensor was rejected because of the difficulty
this would entail. As a result the project continued using the existing Fuga-15D loga-
rithmic sensor.
Chapter 4
INTERFACING TO THE CMOS CAMERA
Due to the lack of compelling alternatives at this point in time the Mark-II scanner was
implemented with the existing Fuga-15D camera. This chapter describes a two module
FPGA based controller and interface for CMOS cameras, that was developed. The
driver module interfaces specifically to the system’s Fuga-15D camera, but is shown
to be easily modified to other random access CMOS sensors. Section 4.1 describes
the embedded hardware used for the Mark-II scanner, 4.2 describes the timing and
interface requirements of the existing Fuga-15D camera, and section 4.3 describes how
this was implemented using the scanner’s hardware. The remaining Mark-II system is
build around this system, and if a suitable camera was available would only require the
Fuga-15D driver module to be modified, for the system to function.
RAM access Mux
External RAM 
Connectors
RAM Controll
Camera 
Connectors
Fuga-15D 
Driver
Image Scan 
Controller
VGA Connectors
VGA Driver
Adjust Camera 
Parameters
User Input User Input
Figure 4.1 The Mark-II scanner’s VHDL modules for camera interfacing.
Figure 4.1 shows the FPGA-based system that interfaces to the CMOS camera.
A driver provides the interface to the camera, and is controlled by an CMOS sensor
controller. This stores frames in RAM, allowing a VGA driver to display them on a
standard computer screen.
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4.1 HARDWARE CONTROL FOR THE SCANNER
A hardware controller was required for the Mark-II scanner, to control the platform,
calculate point data, and interface to it’s camera. This was to replace the processing
and control performed on a PC computer in the Mark-I system.
A form of programmable logic chip called a Field Programmable Gate Array
(FPGA) was chosen to achieve this. FPGAs contain arrays of logic blocks and storage
elements, that are configured by software to implement state based designs. These
were favoured over microprocessors for the scanner’s control because they allow flexi-
ble changes to be made easily, and are well suited to high speed, high volume image
processing. The ample IO resources available on FPGA allow the chips to access the
system’s many separate components at once, and new components to be added easily.
The configureable nature of FPGA’s allow pins to be rearranged in software, and
processing to be performed in parallel. Extra computation can be added without
slowing existing processes, and large volumes of data can be processed concurrently.
They are a common choice for system’s that interface to or control machine vision
cameras, such as cameras controllers ([31], [32]) or frame grabbers ([33], [34]).
In this way the whole system has moved onto a single chip, by combining the image
acquisition and control and processing features, implemented separately in the Mark-I
system.
The Mark-II system uses a Digilent Spartan-3 board [35] to perform its control and
processing. This contains a 200,000 gate Xilinx Spartan-3 FPGA and 1 Mbyte of RAM.
Connectors allow the FPGA to directly access a VGA port, three 40 pin general purpose
connectors, and assorted peripherals. This board was programmed using the VHDL,
Hardware Description Language (HDL), which allows device independent designs to be
created for programmable logic devices.
4.2 CAMERA PROPERTIES
4.2.1 Camera Timing
[19], gives an overview of the of the Fuga-15D sensor itself, the Fuga-15D camera, and
various frame grabbers compatible with the camera. It has timing information for the
sensor and listed the camera’s data transfer speeds.
The camera is a 512x512 CMOS array that can be addressed as a 256KByte RAM
to return 8-bit values. Figure 4.2 shows the camera’s timing, as outlined in [19]. The
camera’s latch x address (E X) and latch y address (E Y) lines are used to latch address
data from the common address bus (DATA). A delay of at least 945 ns is needed between
the end of the y-address and the beginning of the x-address on DATA. 160 ns after the
address is applied the start conversion (ADCK) line can be used to start the camera’s
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Figure 4.2 Fuga-15D signal timing for reading a pixel.
analogue to digital conversion reading a value off IOUT. The pixel’s value is available
on the the (ADC) bus 25 ns after this. The ADCK pin must be kept low during the
readout of the ADC bits to stop the sensor’s ADC constantly converting new voltages.
The 945 ns delay between the x and y addresses is a result of the > 1 µs delay.
The fact that the IOUT must be stable 75 ns before the ADCK pulse is applied,
has implications for the system’s control. It means that ideally the camera should be
stable and the laser turned on, 75 ns before this signal is applied to read the ADC.
These properties result in a delay from reading a fully addressed pixel of,
tpixxy = 10 + 25 + 1000 + 160 + 25 = 1220 ns (4.1)
and for reading an entire row of,
trow = 512× tpixxy = 624.640 µs (4.2)
The actual read times are faster than this, because the y-address does not have to
be set, if it is unchanged since the read. The timing for this operation is shown in figure
4.3. [19] indicates that the camera can read out 10 and 15 images a second, and generate
address speeds in the x-direction of 5MHz. This corresponds to pixel-addressing speed
of 200 ns, which is the timing produced by the removal of the y-address delays from
figure 4.2,
tpixx = 10 + 25 + 10 + 160 + 25 = 230 ns (4.3)
This allows a entire row to be read in,
trow = tpixxy + 511× tpixx = 118.75 µs (4.4)
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Figure 4.3 Fuga-15D signal timing for reading a new pixel, within the same row.
It also states that the camera maximum y-address response time increases in bright
sunlight to 2 µs, but this does not apply to the Mark-I scanner since it images an indoor
scene through a filter. The result of reading the sensor too quickly in the x-direction, is
a fixed pattern appearing on the image, while reading to fast in the y-direction causes a
band of over illuminated pixels to appear at the start of every row. Thus if the timing
is not correct image degradation will occur.
The report also advises interfacing controllers to leave the camera’s address set at
a central point such as (255,255), to ensure that the automatic illumination control
remains active. The result is that when a scan is started the illumination controlled
ADC- bias will already be set to a useful value, avoiding saturated images because the
ADC-bias had been reading a dark pixel.
4.2.2 Camera Connections
The table describing the camera’s pins from [19] is included in appendix A.1. In this
the ADC-bits bus is called the adc, and the DATA bus is referred to as bits. These
names will be used from here on, because they are the pin names that the system’s
vhdl modules connect to.
Of note in this table is that the sensor’s E C pin controls access to the sensors
special features, with the SNEL, and TELE lines latched on its rising edge. These lines
are written-to using the bit pins also used to write address data to the camera.
SNEL is accessed through bit5 and controls the automatic illumination circuit.
This circuit shifts the cameras output slowly towards a reference voltage, allowing the
camera to gradually adapt to bright or dark scenes. Setting SNEL low gives a fast
response, and setting it high gives a slow response.
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The bit6 pin accesses the TELE line which controls the sensors reference row.
When this is set high reading from row 0 returns a calibration row of current sources.
When this is low the normal sensor actual row 0 will be read.
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Figure 4.4 The interaction between the Fuga-15D and CMOS Camera Controller vhdl modules.
Figure 4.4 shows the VHDL modules created to interface to the camera. A low
level driver provides the timing and signals required to correctly read pixels from the
Fuga-15D and access its internal features. This is driven by a general purpose CMOS
camera controller which reads full frames of pixels from the driver, and writes these to
the Diligent board’s memory for other modules to access. An extra module allows the
camera’s reference row and automatic illumination properties to be manually changed
before a frame is read.
4.3.1 Fuga-15D Driver
The Finite State Machine (FSM) for the Fuga-15D Driver’s VHDL module is included
in appendix A.1. It generates the signals and timing needed to read pixels from the
camera, and controls the SNEL and TELE functions. The module monitors the address
sent to it and adjusts its timing depending on whether or not the y-address has changed
since the last pixel was read. This allows a module calling it to ignore the specific details
of the driver. The amount of delay used by the column change can be easily adjusted
by changing a constant in its software, gives a 2 µs delay.
40 CHAPTER 4 INTERFACING TO THE CMOS CAMERA
The system’s FPGA board clock has a 20 ns period. This causes the timing of
the signals generated to be longer than the actual delays required. For instance 10 ns
or 75 ns delays cannot be created, and larger delays must be used. A board with a
200 MHz clock would be required to accurately create 10 and 25 ns states.
The FSM in appendix A.1 includes timing in square brackets, which shows the
number of clocks spent in each state. Adding up these cycles the FSM takes 114 clock
cycles to read a single pixel, resulting in a read time of 2.28 µs. When the y-address
states are skipped this becomes 15 clocks taking 300 ns.
If the system was sped up to use a 1000 ns y-address delay the FSM could read a
pixel in 64 clocks, taking 1.28 µs.
4.3.2 CMOS Camera Controller
The CMOS Camera Controller reads pixels with the camera driver, and then stores
these to RAM addresses based on the pixel addresses. This starts at pixel (0,0), and
reads along each of the rows until the whole array has been read. The final result is a
256K array of image data in memory.
A Fuga-15D specific version of this module was created. After reading the frame
this reads the reference row and stores this in the 513th row. Before returning to it’s
idle state, it reads pixel (255,255) to keep the automatic illumination operating while
the camera is not being read.
Appendix A.1, contains the FSMs for both the generic and the Fuga-15D specific
controllers. This also contains the tables A.2 and A.3, which show the time taken by
each module. When this is combined with the delay times for reading from pixel’s
found in 4.3.1, the time taken to read an entire image frame can be found. This is
shown in table 4.1.
Module Read-Frame Delay .
CMOS Camera Controller 90.1 ms
Fuga-15D specific CMOS Camera Controller 90.3 ms
Table 4.1 Time taken by CMOS Camera Controller modules complete a read (20 ns clock, and 2 µs
y-address delay).
4.3.3 Creating Other Drivers from the Fuga15D’s
The sensor driver created for the Fuga-15D can be used as a template to design other
CMOS sensor drivers. The form of this driver’s read operations, which required different
timing when reading pixels in the same row, compared to the timing required for those
in a different row, is generically applicable to random access CMOS sensors.
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Figure 4.5 Control logic for a rolling shutter CMOS sensor, taken from [17]
As mentioned in chapter 3 the method of shuttering CMOS sensors can differ
between sensors. The random access form of pixel addressing used by the Fuga-15D
results in the camera having a rolling shutter. The process is illustrated in figure 4.5
showing an individual pixel, addressed by row and column logic, within a sensor array.
When a sensor value is required, all the pixels in a row are reset and left to integrate
charge for a set time. The charge values for the row are then stored in capacitors,
which can be read out by the selection logic. Reading pixels from within the same row
does not require this control sequence, but when a value in a different row is required
there will be delays associated with reseting and integrating pixels.
4.3.4 VHDL System Architecture
A RAM driver and RAM bus controller are used to read and write to the Digilent
board’s memory and to control access to the RAM bus. The Camera Controller uses
this architecture when it stores pixels, and shares this with a VGA driver. This driver
accesses the bus when the Camera Driver is not operating. It reads the frames stored
in RAM and displays them on a standard computer monitor, via the boards VGA
connector.
Figure 4.4 shows a Fuga-15D Driver Access module. This is connected to buttons
or switches on the Digilent board, and provides denounced access to the Fuga-15D
drivers special features. These features are only modified when the Camera driver is
inactive.
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4.3.5 PCB Connector
The Fuga-15D connects to its frame grabber using a 30-wire ribbon cable, terminated
with a compact female connector. It requires the cable to supply a stable power supply,
otherwise darker or lighter lines may be introduced onto the image. A PCB is used to
connect to this interface, in order to minimise the noise at this high speed connection.
This PCB is shown in figure 4.6 , and it schematic is included in appendix.A.4. It
provides a solid connection using a high quality connector, and low pass power filtering
to remove the FPGA’s 50 MHz clock.
Power supply filtering FPGA 
Connector
0.05'' header 
connection
Figure 4.6 The Fuga-15D camera connection PCB.
4.4 SENSOR RESULTS
The VHDL based system was used to read from the Fuga-15D, but did not produce a
useable image. The Mark-I system could not be used to test the camera because the
CD containing the project’s files was corrupt, so a legacy DOS driver set was used to
read from the camera.
Figure 4.7 shows an image taken of the author using the DOS driver set. The
noise superimposed on the image makes the camera useless for the Mark-II scanner.
This degrades the system’s SNR, and would prevent a laser detection algorithm from
working, because the heavy salt and pepper noise would cause false laser detections.
Because the camera was unusable, the project had to be completed as a proof
of concept. The Mark-II scanner uses the camera architecture developed, and reads
frames from the memory in the format stored by the CMOS Camera Controller. The
calculations are then performed on this data. If a suitable camera was obtained, the
Fuga-15D driver module could be modified to produce a useable system.
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Figure 4.7 The image read from the Fuga-15D camera with the frame grabber’s DOS driver
4.5 CONCLUSION
A system has been developed to provide sensor data for the Mark-II scanner. This was
implemented using the Fuga-15D because of a lack of alternatives at the time of the
project, but was designed to be easily extensible to other cameras, if any are found to
be suitable for the scanner. A CMOS camera controller was created to read frames of
data from a camera driver and store this to RAM. This interfaced to a low level driver
for random access CMOS sensors that supplied the signals needed to read pixel data
from a Fuga-15D camera.

Chapter 5
3D FEATURE EXTRACTION
This chapter presents the theory involved in extracting 3D points, from the 2D pixel
data received from a CMOS camera. This theory is utilised by the simulation envi-
ronment and Mark-II scanner hardware, outlined in chapter 6. These combine the
calculations described in this chapter with the system geometry outlined in chapter 2,
to perform simulations on 3D models, and to generate 3D points from frames of camera
data.
The method used to create a scan is called structured light scanning [6]. This in-
volves projecting a controlled light source onto the scene and imaging the light reflected.
This chapter describes the theory of how this works, and then outlines how this theory
is implemented. Both the mathematical functions needed to solve for a perfect system,
and the functions needed to improve the correction in a noisy real world environment
are described.
Section 5.1 briefly outlines the problem, with section 5.2 describing the ray based
approach that is used to solve this. Section 5.3 then describes the steps used to find a
3D point given a pixel value, and section 5.4 breifly outlines the method used by the
Mark-I system to generate correction values.
5.1 LASER BASED ACTIVE TRIANGULATION
The task of a structured light scanner is to perform the inverse calculation of a 3D to
2D projection transform.
A ray of light has originated within the scene and been projected onto the sensor
in a process described by the linear transform
 xy
1
 =
 a11 a12 a13 a14a21 a22 a23 a24
a31 a32 a33 a34


Xw
Yw
Zw
1
 . (5.1)
This is not a one to one process, and thus extra information is required to perform
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the inverse. This is achieved by constraining the points that can project light onto the
sensor, using a plane of laser light and the pinhole camera model.
5.2 RAY BASED MODEL
5.2.1 The Pinhole Camera Model
Figure 5.1 The pinhole camera model, from [10].
Figure 5.1 illustrates the standard pinhole camera model [10]. The light from an
object that falls on a lens is focused by the lens onto a single point. This point forms
a ray with its object, as if the object’s light had travelled in a straight line through
the centre of the lens. Thus the image formed by the lens appears as if its rays had
travelled through a pinhole at the centre of the lens. This is provisional upon the
imaged objects being in focus, with out-of-focus objects deviating from this model and
blurring. Because the scanner’s optical geometry was designed so that the entire range
of the laser was within acceptable focus, the pinhole model to be applied to all 3D
points that originated on the laser plane. A bandpass filter then blocks all non-laser
light, ensuring that all features observed by the system can be modelled this way.
5.2.2 Back Projection Into the Scene
The problem of solving for the inverse of equation 5.1 is now a vector projection prob-
lem, illustrated in figure 5.2.
A ray is formed between the lenses pinhole and a 2D point on the sensor array.
This is projected into the scene to find the 3D point that formed this image point.
The 3D point is located at the intersection of the pixel to pinhole ray with the laser
plane, and a system can now solve for the scaling value that will project this ray onto
the laser plane in order to find this 3D point. The nature of the room scanner, with
a rigid scanner mounted on the stepper motor’s arm, means that the sensor-plane and
laser-plane have a constant relative-position allowing this problem to be solved.
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5.2.3 Ray Projection
The generalised case of projecting a ray onto a plane is shown in figure 5.3. A vector
is formed by two points ~XP1 and ~XP2. This vector then is multiplied by a scalar u,
to project it into the scene forming a new final point ~XP3. This is expressed as the
equation,
~XP3 = ~XP1 + u( ~XP2 − ~XP1) (5.2)
5.2.4 Utilising the Dot Product
The method of calculating the scaling factor u, involves utilising the three dimensional
dot product ~A · ~B. Aside from being fast to compute, it has a number of useful
properties, including that the scalar offsets on vectors pass through the operation
(a ~X) · (b~Y ) = ab( ~X · ~Y ) (5.3)
Figure 5.2 The ray formed by the camera’s pinhole and a pixel intersecting the laser plane.
Ray
Figure 5.3 The generalised case of a vectors intersecting a plane.
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and that the dot product of two vectors can also be expressed using their magnitudes,
and the relative angle between them (θ) as,
~A · ~B = |A||B|cos(θ) (5.4)
This property, shown in figure 5.4, means that when one of the vectors is a unit vector,
the dot product describes the magnitude of the second vector’s component along the
unit vectors direction.
A
B
|A| |B| cos(θ)
Figure 5.4 A visual representation of the dot product of two vectors.
5.2.5 Representing the Laser Plane
The laser plane can be uniquely determined from all other planes within the 3D vector
space, using the planes normal vector nˆ, and the a scalar µ that projects this normal
from the origin onto the plane. This can be thought of as a normal that represents the
rotation of the plane, and a scalar that represents its distance from the origin. This is
a convenient form of representation for the calculations because the dot product of nˆ
with any point lying on the plane will produce µ.
This is show in figure 5.5 that depicts the components of a vector that lies on the
plane ~XPlane. Because the component ~σ meets the plane at a right angle it is a linearly
scaled version of nˆ, and is thus the shortest possible distance to the plane. Thus,
~XPlane · nˆ = ~σ · nˆ = µ (5.5)
for all points that lie on the lasers plane.
5.2.6 Projecting Points onto a Plane
The value of u required to scale the vector formed by the two points in figure 5.2 onto
the plane, can be calculated from
(u ~X1) · nˆ = ~XPlane · nˆ (5.6)
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Figure 5.5 Components of any vector on a plane.
since the scalar u passes through the product,
u =
µ
~XP1 · nˆ
(5.7)
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Figure 5.6 The process of generating a 3D point for the Mark-II scanner.
The process of extracting the 3D point from a 2D pixel is illustrated in figure
5.6. A pixel is converted into a 2D point relative to the system’s pinhole, this is then
projected into the scene, before being corrected. This process utilises the standard
calibration model parameters proposed by Tsai [36]. Table 5.1 shows the parameters
for this model used by the Mark-I system, which includes linear camera calibration
constants, non-linear lens correction constants, and rotation and translation matrices
to transform the final points relative to a final reference.
The process in figure 5.6, starts with integer pixel data x′, y′. It corrects this data
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Variable Description
~Xw = [Xw Yw Zw]T 3D world coordinate
~Xs = [Xs Ys Zs]T 3D world coordinate rotated by the step position
~Xc = [Xc Yc Zc]T 3D world camera
x, y Ideal image plane coordinates
x′, y′ Distorted image plane coordinates
xo, yo Camera principal point
Dx, Dy Image plane to pixel scaling coefficients
Sx Sensor array scale factor
Dx, Dy Image plane to pixel scaling coefficients
fo Effective focal length of camera
Rcw Rigid rotation between camera and world coordinates
~Tcw Rigid translation between camera and world coordinates
f(x) Non-linear mapping of ideal image coordinate x to pixel coordinates
f(y) Non-linear mapping of ideal image coordinate y to pixel coordinates
δxr, δyr, k1, k2 . . . Radial distortion parameters
δyt, δyt, p1, p2 . . . Tangential distortion parameters
Table 5.1 Parameters included in the scanner model, taken from [1].
to create properly scaled 3D points located on the sensor ~Xc. This is then projected
into the scene and transformed to ~Xw, which is expressed relative to an arbitrarily
chosen world co-ordinate system.
5.3.1 Linear Pixel Correction
The images received from the sensors are merely integers representing rows and columns
on the sensor. The first step in the calibration process is to remove the scaling and
offset made to the actual point that the light arrived on the sensor (x, y) by storing it
as a pixel, a process represented by[
x′
y′
]
=
[
DxSxxf(x)
Dyyf(y)
]
+
[
xo
yo
]
(5.8)
Dx and Dy scale the numbers to correspond to the actual distance that a pixel
causes on the sensor rather than an integer value. This means that every increment of
x by 1 corresponds to an increase in x of Dx
Sx accounts for the fact that these pixels may not be square and therefore may
have an aspect ration that is not unity.
Finally x0 and y0, adjust the pixel position so that it is relative to the sensor centre,
which in this case is the point on the sensor closest to the pinhole.
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5.3.2 Non-Linear Pixel Correction
The non-linear mapping functions f(x) f(y), values account for the distortions caused
by lens aberations. These distortions can be modelled as an offset from the position
the light would arrive at in a perfect system,[
x′
y′
]
=
[
x+ δx(x, y)
y + δy(x, y)
]
, (5.9)
The Mark-I system corrected for two kinds of lens distortion, radial and tangential.
Radial distortion is caused by flawed radial curvature of lens, and stretches points
towards or away from the centre of rotation. This stretching is symmetric about the
optical axis and the common forms known as pincushion and barrel distortion. This
distortion can be defined by the equation,
δpr = k1r3 + k2r5 + k3r7 + · · ·
k1, k2,k3. . . : radial distortion coefficients.
r : point’s distance from the image’s principal point,
√
x2 + y2.
(5.10)
but a reasonable correction can be made with only the second order terms, k1 and k2.[
δxr
δyr
]
=
[
x(k1r2 + k2r4)
y(k1r2 + k2r4)
]
. (5.11)
The second kind of distortion commonly encountered in optical systems is decen-
tering distortion, in which the optical centre for different lens elements are not exactly
collinear.
This produces both radial and tangential distortions and can be represented by,[
δxt
δyt
]
=
[
(2p1xy + p2(r2 + 2x2))(1 + p3r2 + · · ·)
(2p2xy + p1(r2 + 2y2))(1 + p3r2 + · · ·)
]
, (5.12)
where again a reasonable correction is achieved with only second order terms p1 and
p2.
When these are combined as a single distortion equation, the offset caused to the
an ideal point on the image plane is,
x′ = Dxsx(k2x5 + 2k2x3y2 + k2xy4 + k1x3 + k1xy2
+3p2x2 + 2p1xy + p2y2 + x) + xo,
y′ = Dy(k2x4y + 2k2x2y3 + k2y5 + k1y3 + k1x2y
+3p1y2 + 2p2xy + p1x2 + y) + yo.
(5.13)
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Before this model can be of any use it must invert and undistort the 2D point. The
Mark-I System implemented a function approximation method which [37] had demon-
strated to have a residual error of less than 0.01 of a pixel. This model was faster and
more accurate than an itterative solution. It has the form,[
x
y
]
= 1G
[
x+ x′(a1r′2 + a2r′4) + 2a3x′y′ + a4(r′2 + 2x′2)
y′ + y′(a1r′2 + a2r′4) + 2a4x′y′ + a3(r′2 + 2y′2)
]
r′ :
√
x′2 + y′2
G : (a5r′2 + a6x′ + a7y′ + a8)r′2 + 1
(5.14)
A calculation of this nature, requiring fourteen additions, eighteen multiplications and
a divide, is computationally prohibitively expensive for an FPGA. Given that this
would have to been performed for at least one pixel in each of the sensors 512 rows,
implementing this was not feasible, and the Mark-II scanner implements a linear sensor
correction.
5.3.3 Generating a 3D Point from the Corrected Pixel
The actual process of correction performed by the Mark-II scanner is the inverse of the
simplified sensor distortion model,[
x
y
]
=
[
1/(DxSx)(x′ − xo)
1/(Dy)(y′ − yo)
]
(5.15)
A 3D pixel is then created to represent this corrected-pixel relative to the pinhole using
the system’s effective focal length fo,
~Xp =
 xy
fo
 (5.16)
as illustrated in the figure 5.7. This 3D value ~Xp can then be solved for its projection
onto the laser plane using equations 5.3 and 5.7. The value of u found with these then
projects ~Xp into the scene to find the 3D point relative to pinhole,
~Xc = u ~Xp (5.17)
5.3.4 Co-ordinate Rotation
Once an accurate 3D point is known relative to pinhole, it needs to be transformed
to the arbitrary world static co-ordinate system. This stores all of the points with
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Figure 5.7 The effective focal length caused by the sensors Scheimpflug rotation.
the same rotation relative to the centre of rotation. This has two steps, involving a
rotation for sensor tilt and translation to the centre of the scanner, and then a rotation
to correct for the scanners step position.
First the point is rotated rotated by Rcs to correct for difference in the rotation of
the sensor plane, to that of the final system. This could be any slight misalignments
in a regular sensor, but it the case of a Scheimpflug geometry this corrects for its tilt.
By tilting the sensor anti-clockwise the entire scene it images, appears to have rotated
clock-wise to the sensor. In order to remove this rotation about the y axis, a rotation
in the opposite direction to sensor tilt is required. Next a transformation ~Tcw moves
the points so that they are expressed relative to the centre of the scanner, rather than
the pinhole.
~Xs = Rcs ~Xc + ~Tcs (5.18)
This translates and rotates the entire co-ordinate system, adjusting the point of refer-
ence, while maintaining the relative positions of all 3D points.
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Figure 5.8 Horizontal rotation of the scanner platform.
Changes are made to the co-ordinate system by each rotation of the scanner’s
platform as shown in figure 5.8, so the once point has been moved to the sensor origin
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the rotation caused by this process is removed with Rws.
~Xw = Rsw ~Xs (5.19)
The rotationRcs and translation ~Tcs can be combined to a 3x4 matrix by converting
the 3D vector to a 4D vector, with a one in the fourth dimension.
 XsYs
Zs
 =Mcs

Xc
Yc
Zc
1
 (5.20)
The scanner only rotates in the horizontal plane, so this horizontal plane is set
to the centre of the scanner is to simplify calculations. A horizontal rotation in three
dimensions is [38],
R =
 cos θ 0 − sin θ0 1 0
sin θ 0 cos θ
 , (5.21)
Thus to calculate the total transformation needed to reference the data to the
static co-ordinate system a matrix operation,
~Xw = RswMcs ~Xc (5.22)
must be performed
5.4 FINDING THE FINAL ALGORITHMS PARAMETERS
THROUGH CALIBRATION
The Mark-I System’s calibration step generate the system’s parameters using Matlab a
toolbox based on the method proposed by [37]. Thirty two images were taken with three
separate calibration targets. Using different targets allowed both larger and smaller
targets to be included in the calibration, giving optimal target for both short distances.
The advantages of this kind of automatic calibration routine is that the difficult task of
measuring the system geometric properties such as the laser planes location or sensor
orientation is avoided, and the system is tolerant to small manufacturing defects in
these parameters.
The system works by expressing the same point with data from different images,
using the camera parameters to link the different points. This is then re-arranged into a
matrix equation, with camera parameters as the vector. An iterative error minimisation
process is then performed to arrive at the set of camera parameters that most closely
matches the images taken.
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Variable Description
Effective focal length 9.5838mm
Scale factor Sx 0.9931
Principal point (xo, yo) (250.7638,146.6633)
Radial distortion k1 = −3.796208× 10−3, k2 = −1.099110× 10−6
Tangential distortion p1 = 7.081575× 10−4, p2 = −3.435236× 10−3
Distortion-correction model a1 -0.008899
a2 -0.000061
a3 -0.000820
a4 0.003289
a5 -0.000060
a6 -0.000111
a7 0.000045
a8 -0.012889
Standard error in pixels 0.184745
Number of iterations 43
Elapsed time 9.7 s
Table 5.2 Parameters included in the scanner model, from [1].
The results of this calibration process from [1] is shown in table , and has a static
transformation matrix of,
MS =
 0.9987 −0.0029 −0.0480 −141.9042−0.0396 1.0219 −0.0210 −32.2576
−0.0302 −0.0035 0.9914 1.2903
 (5.23)
If a new camera is selected this process can be repeated by manually reading
images, and re-running the toolbox, to generate new values for the camera properties.

Chapter 6
THE MARK-II SCANNER
This chapter describes the implementation and testing of the FPGA based Mark-II
scanner. A system for controlling the hardware and calculating results was created by
adding additional units to the camera controller system described in chapter 4. Because
a working camera was not available, a simulation environment was created to evaluate
the operation of the Mark-II system. Both systems are based on the theory outlined
in chapter 5, and the Mark-I’s scanner’s properties described in section 2.
Section 6.1 outlines the design and implementation of the various units required by
the scanner, and section 6.2 describes the structured light simulation system developed
in Matlab.
6.1 THE FPGA CONTROLLED SCANNER
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Figure 6.1 The Mark-II scanner’s VHDL modules.
Figure 6.1 shows the VHDL design modules created for the final Mark-II scanner.
A RAM based approach was used in which the design modules share the same RAM
space. This allows large blocks of data to be easily shared and operated on while
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requiring minimal interaction between components. The sequencing of the system’s
operations is controlled by the System Controller module, and a user can access the
scanner using simple IO, or its USB connection.
Scanner
Platform 
ConnectorsFPGA 
Connector
FTDI
USB Module
Figure 6.2 The Mark-II scanner’s circuit board.
Figure 6.2 shows the circuit board created to allow access to the scanner’s hard-
ware and to the PC. This houses the connections for the step motor, laser and USB
communications circuitry, and its schematic is included in appendix A.5.
6.1.1 System Controller
The System Controller module is the main VHDL unit in the Mark-II scanner. This
controls the other modules, and the sequence in which operations are performed on the
scanner. It allows a user to control the unit through the FPGA board’s IO, and also
allows requests to be sent to the scanner via USB. This unit allows blocks of RAM to
be written or read manually which was utilised to test the system’s point calculations.
The system’s RAM architechture is shown in figure 6.3. All of the system’s modules
operate on or read from either the image frame block of memory or the calculated point
block of memory. Because it gives access to the system’s RAM through the USB port,
the System Controller allows a testing system to place a simulated image frame directly
into memory, as if it had been read there by the Image Scan Controller. This is then
operated on by the 3D Point Calculator which stores its corrections to RAM in a
separate block, that can be read using the System Controller. This method was used
to verify the operation of the Mark-II scanner, using a Matlab simulation environment
described in section 6.2 below. Simulated image frames were created and then processed
by the Mark-II scanner, and the results evaluated against the original data.
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Figure 6.3 The Mark-II scanner’s memory architechture.
6.1.2 USB
Although designed to run without a computer, the scanner requires a connection to a
PC to transfer images to a computer in case of testing or calibration, and to transfer
the point data it generates to a PC. USB was chosen to accomplish this because of
the ubiquity of USB connectors on modern computers, and reasonably high data rates
these support.
An FTDI USB module [39] which allows parallel communication by the hardware
to travel over a USB bus, is used to accomplish this. Drivers provided by FTDI then
converts this connection to a serial port inside the computer. This system is capable
of transferring data from the scanner at 300 KB/s [40], and works under Macintosh,
Linux and Windows operating systems. Speeds of 1 MByte/second are also possible
but require a separate FTDI driver that limits the system to the Windows operating
system. This is configured by the circuit board in figure 6.2 to operate in a 3.3V bus
powered mode.
6.1.3 Scanner Platform Control
The system’s scanner drivers operate the rotating platform and controls the laser,
replicating the functionality of the Mark-I system’s control drivers. It turns the laser
on and off, rotates the motor in step, and half step modes, rotates continuously to a
given position, locates the motors home position, and continuously evaluates whether
the motor’s position is correct. This has a maximum step speed of 250 Hz and an
angular resolution of 0.125◦.
A step motor is used to position the scanner. These are motors manufactured
with set “step” positions that the motor rotates to. These positions are reached by
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trying to precisely align magnets within the motor, making these motors simple to
control digitally. The motor rotates the scanner through a two cog gearbox in order to
increase its resolution, by reducing the size of each step.
[1] suggested the implementation of a micro-stepping algorithm, which would use
complex current and voltage waveforms to position the step-motor to “micro steps”
which are smaller than the step resolution. It was suggested that this would lower
the motors audible noise and minimise position-error. This is not possible because the
motor’s external control pins do not give direct access to the motor windings. The
complex waveforms required for micro-stepping cannot be applied without opening the
motor’s case to access these windings, which was not attempted because AC voltages
are contained within the housing.
6.1.4 3D Point Calculator
A calculation unit was created that converts pixel data to 3D points, utilising the
structured light triangulation model described in chapter 5. FPGA support for arith-
metic operations, and the arithmetic modules used are described in sections 6.1.4.1 and
6.1.4.3, and the calculations themselves are outlined in section6.1.4.4.
6.1.4.1 Arithmetic
The computational capabilities of FPGAs are very flexible, because of the lack of a fixed
architecture on the chip. This allows variable bit widths, and components that operate
in parallel without blocking. The downside to this is that common mathematical
functions may not be implemented, and must be created. The increased flexibility also
comes with an increase in the design complexity. Rather than specify a set of sequential
processor commands a Finite State Machine (FSM) must be specified to sequence the
commands, and transfer inputs and results between registers.
Xilinx FPGAs use the XST synthesis tool [41] to implement HDL designs such as
VHDL. This converts the design into lower level structures that can be implemented
onboard the FPGA. It supports native addition, subtraction and multiplication in
VHDL, but can only implement the divide and remainder operations, when the divisor
is known at compile time and is a power of two.
6.1.4.2 Multiplication
Spartan-3 FPGAs also provide Embedded Multiplier modules, which are implemented
in the chips silicon rather than created using its logic resources [42]. These are used
within the scanner’s computation module to minimise the logic it requires. These mul-
tipliers can perform 18x18 bit signed, and 17x17 unsigned multiplication, and perform
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the 18 bit multiplication in 5.81 ns [43]. The multipliers can be configured to calculate
fewer bits, which decreases this delay.
Utilising multiplier modules also had the advantage of hiding its shift operations
inside the multiplier module. Half of the multipliers result cannot be stored and is
discarded, which appears as a division by a power of two for unsigned values. Its affect
on signed values is erratic and may not actually divide the number by a power of two.
In order to implement a arithmetic shift (one that always divides by a power of two),
algorithms must convert the number to a signed value, shift this and then convert
it back. The multiplier implements this arithmetic shifting internal to the module
returning the shifted result, and hiding this complexity from other parts of the design.
6.1.4.3 Division
In order to perform the calculations in chapter 5 a custom division module was required.
The implemention of division is common problem for FPGA arithmetic. It is the
hardest of the basic arithmetic operations to implement, and FPGAs tools usually
have little or no support for the operation. Division algorithms for hardware tend to
have long propagation delays and high resource requirements [44].
These algorithms utilises recursive multiply and shifts operations to solve,
N
D
= q0 + q−1
1
2
+ q−2
1
4
+ q−3
1
8
+ . . . (6.1)
for a given number of quotient bits q−1 to q−n. The algorithms are limited to cases
where N < D, ensuring a fractional result with q0 = 0, and can be rearranged to form,
D(0.1011011 . . .) = N (6.2)
Shifting a binary number results in a “partial remainder”,
D(1.011011 . . .) = 2N (6.3)
This determines the value of q−1, based on whether D ≤ 2N < 2D (), or 0 ≤ 2N < D.
If the new q0 term is 1, it is removed by subtracting D from the partial remainder, so
that the next qi can be found. This shift-subtract process is repeated recursively until
the required number of quotient bits have been found.
The two common methods of implementing this algorithm on FPGAs are restor-
ing and non-restoring division. Higher Radix, and SRT division are also commonly
used algorithms that have smaller propagation delays, but are not suitable for FPGAs
because they greatly increase the resources required [44].
[Bailey 06] evaluated various configurations of restoring and non-restoring algo-
rithms on an FPGA using a high level C-style language. These algorithms are de-
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scribed in appendix A.6, and compromise equations A.1– A.4. They were re-created as
VHDL modules performing 8 bit division, and their resource requirements and timing
delays were compared, with the results shown in table 6.1. The logic requirements are
measured in “Slices” which are the modules used by the FPGA’s Combinational Logic
Blocks to implement logical functions [43]
Division Algorithm Slices Longest Propogation Delay (ns)
Restoring algorithms
A.1 103 42.585
A.2 73 52.385
Non-Restoring algorithms
A.3 122 48.366
A.4 58 46.767
Table 6.1 Delay and resource comparison of division algorithms implemented in VHDL on a Spartan-
3 FPGA.
[Bailey 06] found that the non-restoring algorithms were faster and used fewer
resources than the restoring algorithms. Among the non-restoring algorithms it found
that A.3 required fewer resources, while equation A.4 had a shorter propagation delay.
The results from implementing these in VHDL showed that the restoring algorithm A.1
had the shortest delay, while the non-restoring algorithm A.4 used the least resources.
The reason that these implementation results vary is hard to evaluate, given that a
different compiler and FPGA combination were used in the two cases.
Efficient resource utilisation was a higher priority in the Mark-II system, so algo-
rithm A.4 was used. Extra logic prior to the algorithm modifies the inputs so that they
are positive, and these are shifted so that N < D. These changes are removed from
the result by similar logic after the operation completes.
6.1.4.4 The 3D Point Calculation Module
Figure 6.4 shows the calculation process performed to by the 3D Point Calculation
Module, with the constants uses are included in appendix A.7.
The calculation values are all multiplied by powers of two, because the FPGAs fixed
point system cannot compute fractional values. To represent a fractional number, its
value is stored multiplied by a power of two, to produce an integer. Thus x (5 >>)
indicates that the actual value stored by the FPGA is x ×2−5.
Power of two scaling allows numbers to be expressed with much greater precision,
but requires that a calculation’s sequence is carefully considered. Multiplication and
division will operate seamlessly on shifted numbers,
732× 216/(62× 24) = 732/62× 212 (6.4)
6.1 THE FPGA CONTROLLED SCANNER 63
(>>7)         (>>7)             (>>7)
temp_a = pixel_p_x - fpga_pixel_offset_x
temp_b = fpga_pixel_offset_y - pixel_p_y
(>>40)           (>>7)        (>>33)
point_2d_x = temp_a x fpga_pixel_width
point_2d_y = temp_b x fpga_pixel_width
(>>39)   (>>22)          (>>17)
mult1 = point_2d_x x fpga_laser_norm_x
mult2 = point_2d_y x fpga_laser_norm_y
mult3 = point_2d_z x fpga_laser_norm_y
(>>21)           (>>21)   (>>21)   (>>21)
add_result  = mult1 + mult2 + mult3
(>>-1)          (>>18)                     (>>19)
div_result = fpga_laser_mag_r / add_result
div_result = div_result <<7
(>>28)           (>>22)            (>>6)
point_3d_y = point_2d_x x div_result
point_3d_y = point_2d_y x div_result
point_3d_z = point_2d_z x div_result
(>>26)   (>>16)             (>>10)
mult1 = fpga_mat_11 x point_3d_x
mult2 = fpga_mat_12 x point_3d_y
mult3 = fpga_mat_13 x point_3d_z
(>>8)                (>>8)     (>>8)    (>>8)    (>>8)
final_point_x  = mult1 + mult2 + mult3 + fpga_mat_14
(>>26)   (>>16)             (>>10)
mult1 = fpga_mat_21 x point_3d_x
mult2 = fpga_mat_22 x point_3d_y
mult3 = fpga_mat_23 x point_3d_z
(>>8)                (>>8)     (>>8)    (>>8)    (>>8)
final_point_y  = mult1 + mult2 + mult3 + fpga_mat_24
(>>26)   (>>16)             (>>10)
mult1 = fpga_mat_31 x point_3d_x
mult2 = fpga_mat_32 x point_3d_y
mult3 = fpga_mat_33 x point_3d_z
(>>8)                (>>8)     (>>8)    (>>8)    (>>8)
final_point_z  = mult1 + mult2 + mult3 + fpga_mat_34
Note:
(>>32)
number_a
Inidicates that the actual 
value of number_a is,
 number_a / 2^32
Figure 6.4 The 3D Point Calculator Module’s calculations including rounding, with the 2x offsets
indicated.
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but addition and subtraction must be performed using numbers with the same arith-
metic offset,
3× 214 + 4× 213 6= 3× 4× 2x (6.5)
This means that the sequence of calculations must be organised so that the operands
for any additions or subtractions have the same offset.
The calculations performed by the 3D Point Calculation Module were carefully
planned to maximise the values entered into the calculations while ensuring common
scaling offsets at the addition stages. The module also performs post calculation shift-
ing, to ensure that its results do not overflow the 18 bit data set. Every multiplication
discards 18 bits, implementing a 218 division, and every four bit addition discards 2
bits, dividing these results by four.
The 3D simulation environment described in section 6.2 below, allowed the calcu-
lations to be further optimised. This allows the maximum values of interim variables
that cannot be known at compile time, to be considered. The module performs division
using a value determined at calculation time. The 3D simulation environment allowed
the range of possible values that this division result could take to be determined. In the
calculations shown in figure 6.4 the scaling of the division result by 27 will not overflow
because the largest result that the division can produced given the current geometry
is -1226. This can be safely stored with an offset of 26, allowing a scaling of 7 to be
applied to maximise the precision of this number.
6.2 SCANNER SIMULATION
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3D points 
extracted from 
the model
FPGA based 
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3D points
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Figure 6.5 The Mark-II scanner’s VHDL modules.
A simulation environment for the scanner system was created in the Matlab en-
vironment. This creates images and point sets, that are used to evaluate the system,
and test the Mark-II scanner’s embedded hardware. Figure 6.5 shows the flow of data
through this environment. 3D data models are converted into Matlab data, which is
then simulated using the structured light triangulation theory outlined in chapter 5 to
produce virtual pixel images that would be formed by a camera in the system.
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Figure 6.6 A 3D Matlab scene imported from an ASE file.
6.2.1 Extracting 3D Data
The 3D data is created by importing triangular meshes from the ASCII Scene Export
(ASE) 3D data format using a script. This script automatically generates Matlab
scripts that can be executed in Matlab to declare the triangular data contained in the
ASE file. Figure 6.6 shows an example of an ASE data set that has been imported
into Matlab. ASE is a native format of the popular 3D graphics application 3D Studio
Max. This program allows other 3D data sets to be transformed into the ASE format
for use within the simulation environment.
6.2.2 Simulation Environment
The simulation environment’s geometric properties are shown in figure 6.7. Its specific
parameters were selected based on the geometry from table 2.1 in chapter 2, and the
sensor properties of the Fuga-15D camera [19].
The system works by creating a set of rays along the laser’s plane which pass
through the system and form points on the sensor, a process shown in figure 6.8. These
rays are extended into the scene until an intersection with a triangle from the data set
is found. A second ray is then formed with this intersection by extending it through
the lenses pinhole and onto the sensor’s plane. This point is then scaled and offset
based on the sensor’s dimensions to obtain the final pixel value. This is rounded to
an integer and stored in a virtual image frame. The system’s geometries correctly
account for the sensors Scheimpflug tilt, and the model ignores points that are outside
the bounds of the sensor. The final 3D pixels are then sent to the Mark-II scanner,
3D point corrections generated and the data compared against the original 3D points
found by the simulator.
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Figure 6.7 The Mark-II scanner’s simulation environment.
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Figure 6.8 The simulated environment projecting laser rays off a 3D scene and projected onto the
sensor, in order to create a frame of pixels.

Chapter 7
CONCLUSIONS
This thesis outlines a project to re-implement a 3D structured-light triangulation scan-
ner. This system, referred to as the Mark-I scanner, was designed to digitise interior
rooms by creating point maps, and was optimised for these conditions. This project
performed its calculation and control using computer software, and the new project’s
primary objective was to implement this functionality using embedded hardware to
make the scanner smaller and more portable. A secondary goal of this Mark-II scanner
was to improve the SNR of the system by selecting a newer machine vision camera.
An FPGA based design specified in VHDL was created that re-implemented the
scanner in embedded hardware. This controls the scanner’s platform, reads images
from a CMOS camera, and generate 3D point data from image frames using structured
light triangulation, all without the need for a PC. It is able to transfer its calculated
points, and image frames to a PC via USB connection. A simulation environment was
created to evaluate and test this scanner. It is based on the same structured light
model, and imports data from a 3D data format.
Chapter 1 introduced the Mark-I scanner and discusses the motivations and ob-
jectives of the Mark-II scanner, chapter 2 gave an overview of the Mark-I system’s
design and properties, chapter 3 evaluated the possibility of replacing the scanners
sensor, chapter 4 described the VHDL system created to interface to the system’s cam-
era, chapter 5 described the theory required to operate a structured light triangulation
scanner, and 6 described the final system created.
The high precision and wide operating ranges required for an indoor scanner meant
that a very wide dynamic range was required. This resulted in the Mark-I scanner using
a logarithmic-response sensor in order to operate over the required ranges of illumina-
tion. Unfortunately noise reduction for logarithmic cameras is difficult, particularly for
Fixed Pattern Noise (FPN) a point observed in the limited performance of the Mark-I
scanner.
As part of the re-implementation process a search was conducted for cameras con-
taining the required wide dynamic range, and offering lower system noise. This deter-
mined that logarithmic response sensors are no longer required to obtain the scanner’s
70 CHAPTER 7 CONCLUSIONS
wide dynamic range. New linear CMOS sensor architectures are capable of producing
these ranges, resulting in increased SNRs because of simplified noise correction and the
greater bit depths theses cameras provide. The requirement for the system to interface
to theses cameras with embedded hardware was a limiting factor though, and meant
that an improved camera was not available for the Mark-II scanner at the time of its
implementation.
The project continued utilising the existing logarithmic camera. A generalised
architecture for camera access was created, and was designed to be adaptable to other
CMOS sensors. This was implemented using an FPGA programmed using the VHDL
language. A RAM based system architecture was designed on this board to evaluate
this camera, by reading and transferring image frames to RAM, and then displaying
these frames on a computer monitor using the VGA format. This determined that the
camera was faulty and the project would have to be completed without a functional
camera.
In order to allow this, a simulation environment was created. This imported stan-
dard 3D data sets, and used this model and the system’s geometries to generated virtual
sensor frames for the scanner to read.
The Mark-I scanner’s motor and laser control where then re-implemented on the
embedded hardware and a USB connection added to the system. A point calculation
unit was created that uses the perspective projection model to create its 3D points.
This was designed using the simulation environment to maximise the precision of its
fixed point calculations. It reads image frames from the area of RAM where the driver
module stores its data, generates 3D points for the pixels and then stores the final
points to a separate location in RAM. A board controller was created that operated
the scanner and controlled its modules.
This allows a user to issue requests, and to read and write to the board’s RAM from
any PC program with access to its computer’s serial port. This was utilised with the
simulation environment to evaluate the Mark-II scanner’s 3D point calculation module,
by manually loading data into the RAM space where pixel data is written to, and then
reading the data back from the area of RAM where the result is stored.
7.1 FUTURE WORK
The Mark-II scanner can be improved in a number of ways, to add new features to the
scanner, better evaluate its performance, and improve its effectiveness at calculating
points.
• The system can be upgraded to use an FPGA with more processing resources.
The current board uses an affordable, medium to low density FPGA, and FP-
GAs with higher logic density are readily available. The system can be ported
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to these easily, since it is specified in VHDL with a minimum of device-specific
components used. The scanners multiply module is the only device-specific com-
ponent. It should be easily replaceable on another FPGA architecture, and can
be synthesised in logic if required. The current multiply module can also be used
on Xilinx’s high density Vertex-II FPGAs without modification.
• A new camera can be selected to implement the working system. The number of
linear CMOS wide dynamic range cameras on the market is increasing indicating
that a suitable camera may be available in the near future.
When selecting a new camera careful consideration should be given to device
interfacing, as most machine vision cameras are accessed by either the ethernet
or camera link protocols, neither of which are suited to FPGA control.
During the course of the project the camera manufacturer SMal was unable to be
contacted regarding its cameras, but the ACM100 evaluated was recently found
to have been acquired by Cypress Semiconductor Inc. who have now on-sold the
camera to Sensata Technologies. This camera may now be available for use and
any future scanner projects should contact Sensata Technologies to investigate
its availability [45].
• The system currently lacks the storage required by a working scanner to store
the large of data created by scanning a 360◦ room at every step position and a
solution is required for this. Hard drive storage would be ideal because of the
extremely large storage capacities it affords, but is ill-suited to an embedded
system. Commonly available hard-drives require PC bus connections such as
ATA, and generally do not provide information on accessing the drives outside
of these complex standards. A more realistic solution is to supply the required
storage using Flash memory chips. These storage devices are cheap and starting
to rival small hard-drives in their storage capacities. The amount of data storage
needed by the scanner can vary depending on the final application. If the system
calculates points to within the theoretical sub-pixel limit found in [1], then 141
MB would need to be stored, while the existing system would require 4.2 MB to
store a full 360◦ scan.
• With a functioning camera it would be possible to manually capture and download
a set of images for the calibration system to examine, but ideally this would be
implemented as an automated feature that prompted the user at every step and
stored the image frames separately from the rest of its data.
• The fixed point calculation algorithms can be further altered and evaluated, to
determine the optimal shifting scheme. The present algorithm ensures that none
of its calculations overflow, but the majority of the points it calculates will be
much lower than this overflow maximum. The scanners calculation unit can be
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optimising for the average case and any overflows clipped to the maximum value.
The average error could then be compared to that of the existing system to
evaluate whether or not this improves the scanner’s overall precision.
• The conversion of the calculations to 38 bit computation is also possible by chain-
ing together two multiplier modules, and updating the bit widths of the other
calculations. This will improve the systems precision, but may well require an
upgrade to an FPGA with more resources.
• Multiple scan merging is a desirable feature for the room scanner. This takes
multiple scans from different locations and attempts to fit them together by min-
imising the reprojection error between the scans. This would require a recursive
error minimisation algorithm that would be very computation intensive, and may
well be best evaluated on a PC using scans stored by the portable scanner, and
then ported to hardware if this was practical. Utilising a marker such as a cube
of checker boards, that would be common to the separate scans would decrease
the computation required and simplify the algorithm.
• A continuing project could evaluate new motors. Direct access to the motors
windings, or existing micro-stepping functionality would be desired to further
increase the system’s resolution. Light weight or lower power usage would also be
desirable. The lack of information on the existing motor meant that evaluation of
the battery requirements for a fully portable scanner were not possible. Selecting
a new motor could allow the feasibility of this to be determined.
• The lack of a camera prevented the range and performance of the system being
properly evaluated. A future system with a working camera could evaluate these
by scanning small, precisely known objects (such as a flat plane), at many different
locations within the scanner’s range. This would determine how its localised error
varied across its range. A much lager object of known shape, such as a long
cylinder, could then be used to evaluate the gradual systematic error, that might
for instance gradually curve the viewed points across the scene.
• The Mark-II scanners point sets can be viewed using its Matlab simulation envi-
ronment, but this proprietary software may not be available on all systems, and
method of viewing the data downloaded from the scanner would be useful.
• Neural Networks are a form of advanced computer computation, which could be
specifically useful for the system. This method involves teaching a network of
interconnected neurons to recognise patterns, and provide a result based upon
the training sets they have observed. This could be particularly useful for min-
imising the computation involved in large calculations such as the lens-distortion
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correction implemented in the Mark-I system. These networks view all func-
tions as patterns, rather than a set of commands, making this large function as
computationally expensive as any other. Training these networks can require a
lot of processing, but can be achieved on a computer, and then the constants
transferred to the actual network onboard the FPGA.
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A.1 PIN CONFIGURATIONS FOR THE FUGA-15D CAMERA
Pin Name Main function Remarks
1 GND Camera ground (0V) Reserved for future use
2 GND Camera ground (0V) Reserved for future use
3 bit1 Address data
4 bit0 LSB of address data
5 bit3 Address data
6 bit2 Address data
7 bit5 Address data set automatic. illumination control - see
E C and SNEL
8 bit4 Address data
9 bit7 Address data activate 2x2 pixel grouping - see E C and
2X2RGB
10 bit6 Address data activate calibrated sources on row 0 - see
E C and TELE
11 E Y Enable Y-address register (active low)
12 bit8 MSB of address data
13 TRIH or MPX Tristate control of 4 MSB of ADC output,
or ADX multiplex control
is MPX in releases after June 96. Normal
use: MPX=1.
14 ADCK Clock of ADC. Data ready shortly after
falling edge
15 TRIL DIO tristate control of 4 LSB of ADC output,
or test diode
is “DIODE” (or not used) in releases after
June 96
16 E ADC General tristate control of ADC (active
low)
17 E X Enable X-address register on input data.
This is an upgrade compared to earlier ver-
sions of the LPT1-card (Active low)
tied to E X in releases after june96
18 E C Enable registers of control inputs (active
low)
the control bits activated by E C are com-
mon with the address bits.
19 adc1
20 adc0 LSB of ADC output
21 adc3
22 adc2
23 adc5
24 adc4
25 adc7 MSB of ADC output
26 adc6
27 VDD power supply (5V)
28 GND camera ground (0V)
29 EGC External gain control
30 GND camera ground (0V) Reserved for future
use
Table A.1 Pin configuration of the Fuga-15D camera taken from [19].
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elsereset
Idle
else if
set_ill_fast = '1'
else if
set_ref_row = '1'
if
start = '1' 
and 
y_position != y_position_old
if
start = '1' 
and 
y_position = y_position_old
Set illumination Set reference 
       row
Latch reference 
row/illumination
Read ADC
Setup data X
Set E_X low
Set E_X high
Set ADCK high
Set ADCK low
Y to X Delay
Setup data Y
Set E_Y low
Set E_Y high
else
if wait < 93 
wait <=  wait + 1;
waite <= 0;
else
Setup data X
Idle
Set reference 
       row
else if
set_ref_row = '1'
Setup data Y Set illumination
else if
set_ill_fast = '1'
if
start = '1' 
and 
y_position != y_position_old
if
start = '1'  
and 
y_position = y_position_old
else Idle
Set reference 
       row
else if
set_ref_row = '1'
Setup data Y Set illumination
else if
set_ill_fast = '1'
if
start = '1' 
and 
y_position = y_position_old
Setup data X
if
start = '1'  
and 
y_position != y_position_old
[1 clk]
[1 clk]
[1 clk]
Note:
The above Indicates a 
transition to a state that 
is located elsewhere in 
the diagram.
Previously 
declared state
Note:
Bold text indicates writing to a signal. 
Signals are latched (remain constant) 
until written to again.
Note:
Some states are longer 
than one clock cycle,
Square brackets [], 
indicate length of a 
state.
i.e. [2 clk] indicates a 
state that is 2 clock 
cycles long. 
[8 clks]
[1 clk]
[2 clks]
[2 clks]
[1 clk]
[1 clk]
[2 clks]
[1 clk]
[1 clk]
[95 clks]
Figure A.1 Finite state machine for the Fuga-15D driver VHDL module.
78 APPENDIX A APPENDIX
vcnt and hcnt are used by the system to 
control addressing of pixels, and FSM 
transitions.
They change based on the last state.
if last-state = Write value to ram
if hcnt < 511
hcnt <= hcnt + 1;
else
hcnt <= "000000000";
if vcnt < 512
vcnt <= vcnt + 1;
else
vcnt <= "0000000000";
if last-state =  Wait for camera to return
hcnt <= "000000000";
vcnt <= "0000000000";
Otherwise
hcnt  and vcnt are latched. 
reset
if
driver_ready = '1'
if
hcnt = 511 and vcnt = 511
if
start_read = '1'
Write value 
   to ram
   Wait for camera
       to return
Start camera
Idle
IdleIdle
else
else
else
Figure A.2 Finite state machine for the CMOS Camera Controller VHDL module.
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Idle
vcnt and hcnt are used by the system to 
control addressing of pixels, and FSM 
transitions.
They change based on the last state.
if last-state = Write value to ram
if hcnt < 511
hcnt <= hcnt + 1;
else
hcnt <= "000000000";
if vcnt < 512
vcnt <= vcnt + 1;
else
vcnt <= "0000000000";
if last-state =  Wait for driver to return
hcnt <= "000000000";
vcnt <= "0000000000";
if last-state =   Set ref row 2
hcnt <= "100000000";
vcnt <= "1000000000";
if last-state =  Ref row write ram
if hcnt < 511
hcnt <= hcnt + 1;
else
hcnt <= "000000000";
if vcnt < 512
vcnt <= vcnt + 1;
else
vcnt <= "0000000000";
Otherwise
hcnt  and vcnt are latched. 
reset
if
driver_ready = '1'
if
hcnt = 511 and vcnt = 511
if
start_read = '1'
if
driver_ready = '1'
if
driver_ready = '1'
if
hcnt = 511
else
else
else
else
else
else
Set ref row 1
Write value 
   to ram
   Wait for driver
      to return
Start driver
Idle
   Wait for driver
      to return
        Start driver 
set pixel to 255,255
Clear ref row 1
 Ref row 
write ram
Ref row
  wait
Ref row 
  start
Set ref row 2
Clear ref row 2
Idle
Figure A.3 Finite state machine for the Fuga-15D specific CMOS Camera Controller VHDL module.
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A.3 READ TIMING FOR THE CMOS CAMERA CONTROLLER
Operation Delays
Cycles reading the sensor array (tclock + tpixxy + tclock)× 512
+(tclock + tpixx + tclock)× 511× 512
Total 524288× tclock + 512× tpixxy + 261632× tpixx
Table A.2 Read-frame delay for the CMOS Camera Controller module.
Operation Delays
Cycles reading the sensor array (tclock + tpixxy + tclock)× 512
+(tclock + tpixx + tclock)× 511× 512
States setting the reference row (2tclock)
+(tclock + tpixxy + tclock)
+(tclock + tfpixx + tclock)× 511
+(2tclock)
Write pixel (255,255) (tclock + tpixxy)
Total 525317× tclock + 514× tpixxy + 262143× tpixx
Table A.3 Read-frame delay for the Fuga-15D specific CMOS Camera Controller module.
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A.6 RESTORING AND NON-RESTORING DIVISION
The division algorithms outlined in [44] that were implemented in VHDL are shown
below.
A.6.1 Restoring Division
Restoring division is so-called because it retains the previous partial remainder and
restores it if the subtractions result is negative.
This initially loads the numerator into the partial remainder R, and the denomina-
tor into D. The algorithm then iteratively determine the quotient bits qi using equation
(9) from [44],
qi =
{
0 if 2Ri−1 < D
1 if 2Ri−1 ≥ D
Ri =
{
2Ri−1 if qi = 0
2Ri−1 −D if qi = 1
(A.1)
Equation (10) from [44] optimises this by calculating a temporary remainder R′ which
performs the subtraction before qi is known,
R′i = 2Ri−1 −D
qi =
{
0 if R′i < 0
1 if R′i ≥ 0
Ri =
{
2Ri−1 if qi = 0
R′i if qi = 1
(A.2)
This then evaluates the sign of R′i to see if the last subtraction was correct, and should
be stored.
A.6.2 Non-Restoring Division
Non-restoring division uses a subtraction in the previous iteration to replace the cal-
culation of R′ used in equation A.2. If the subtraction was unnecessary it is removed
in the next subtraction by adding D, since 2D −D = −D.
These algorithms load 2N − D into R at the beginning of the division because
the equations require a previous iteration to test. The division can be implemented
using separate add and subtract units to find the remainder (equation (11) in [44])
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minimising propagation delays,
qi =
{
0 if Ri−1 < 0
1 if Ri−1 ≥ 0
Ri =
{
2Ri−1 +D if qi = 0
2Ri−1 −D if qi = 1
(A.3)
or it can multiplex D to reduce logic by using a single adder (equation (13) in [44]),
qi =
{
0 if Ri−1 < 0
1 if Ri−1 ≥ 0
Ri = 2Ri−1 +
{
D if qi = 0
−D if qi = 1
(A.4)
A.7 CONSTANTS USED BY THE 3D POINT CALCULATOR
MODULE
fpga pixel width 12.5× 10−6 × 233
fpga pixel offset x 275.30× 27
fpga pixel offset y 255.50× 27
point 2d z −0.0085954× 222
fpga laser norm x 0.93758× 217
fpga laser norm y 0× 217
fpga laser norm z 0.34775× 217
fpga laser mag r 0.27815× 218
fpga mat 11 0.99958× 216
fpga mat 12 0
fpga mat 13 −0.02879× 216
fpga mat 14 −0.15× 28
fpga mat 21 0× 216
fpga mat 22 1× 216
fpga mat 23 0× 216
fpga mat 24 0× 28
fpga mat 31 0.028793× 216
fpga mat 32 0× 216
fpga mat 33 0.99958× 216
fpga mat 34 0.0042995× 28
Table A.4 Constants used by the 3D Point Calculator Module to generate 3D data from pixels.
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